

System/370 Reference Summary

GX20-1850-6 File No. S370/4300-01

Seventh Edition (July 1986)

This major revision obsoletes GX20-1850-5. Additions include information about expanded storage, the vector facility, and new tape and DASD command codes. Minor technical and editorial revisions have been made throughout.

References in this publication to IBM products, programs, or services do not imply that IBM intends to make these available in all countries in which IBM operates. Any reference to an IBM program product in this publication is not intended to state or imply that only IBM's program product may be used. Any functionally equivalent program may be used instead.

Requests for copies of this and other IBM publications should be made to your IBM representative or to the IBM branch office serving your locality.

Please direct any comments on the contents of this publication to IBM Corporation, Product Publications, Department B98, PO Box 390, Poughkeepsie, NY, USA 12602. IBM may use or distribute whatever information you supply in any way it believes appropriate without incurring any obligation to you.

© Copyright International Business Machines Corporation 1986

PREFACE

This publication is intended primarily for use by System/370 assembler language application programmers. It contains basic machine information summarized from the *IBM System/370 Principles of Operation*, GA22-7000, about System/370 Models 115 through 195; the 3031, 3032, 3033, 3081, 3083, 3084, and 3090 Processor Complexes; and the 4321, 4331, 4341, 4361, and 4381 Processors. It also contains frequently used information from *IBM System/370 Vector Operations*, SA22-7125, and the OS/VS, DOS/VSE, and VM/370 assembler language manual, GC33-4010, command codes for various I/O devices, and a multicode translation table. This publication will be updated from time to time. However, the above publications and others cited in this publication are the authoritative reference sources and will be first to reflect changes.

The floating-point instructions, as well as the instructions listed below, are not provided on every model. For instructions that are provided on a particular model, either as standard or optional features on that model, the user should refer to the appropriate System Library publication.

Facility	Instructions
Branch and save	BAS, BASR
Channel-set switching	CONCS, DISCS
Conditional swapping	CS, CDS
CPU timer and clock comparator	SCKC, SPT, STCKC, STPT
Direct control	RDD, WRD
Dual address space	EPAR, ESAR, IAC, IVSK, LASP,
	MVCP, MVCS, MVCK, PC, PT,
	SAC, SSAR
Extended facility	IPTE, TPROT
Extended-precision	AXR, LRDR, LRER, MXR, MXDR,
floating point	MXD, SXR
Move inverse	MVCIN
Multiprocessing	SPX, SIGP, STAP, STPX
PSW-key handling	IPK, SPKA
Storage-key-instruction extensions	ISKE, RRBE, SSKE
Suspend and resume	RIO
Test block	TB
Translation	LRA, PTLB, RRB, STNSM, STOSM
Vector	(All instructions with mnemonics that start with "V")

The operation of the following I/O instructions may differ depending on the model, the designated channel, and the installed facilities: CLRCH, CLRIO, HDV, and SIOF. To determine the operation, the user should refer to the appropriate System Library publications.

For information about System/370 extended architecture, refer to IBM System/370 Extended Architecture Principles of Operation, SA22-7085, IBM System/370 Extended Architecture Interpretive Execution, SA22-7095, and IBM System/370 Extended Architecture Reference Summary, GX20-0157.


CONTENTS

Machine Instructions	2
	4
	4
By Operation Code	12
Condition Codes	14
Assembler Instructions	18
Extended Mnemonic Instructions	19
CNOP Alignment	19
Summary of Constants	19
Fixed Storage Locations	20
Control Registers	21
Vector-Status Register	21
Program-Status Word (EC Mode)	22
Program-Status Word (BC Mode)	22
External-Interruption Codes	22
Program-Interruption Codes	23
	23
Exception-Extension Code	
Dynamic Address Translation	24
Dynamic-Address-Translation Format	24
Segment-Table Entry	24
Page-Table Entry (4K)	24
Page-Table Entry (2K)	24
Translation-Exception Identification	24
Dual-Address-Space Control	25
Program-Call Number	25
Linkage-Table Entry	25
Entry-Table Entry	25
ASN-First-Table Entry	25
ASN-Second-Table Entry	25
Trace-Table-Entry Header	25
Machine-Check Interruption Code	26
External-Damage Code	26
Channel-Address Word	27
Channel-Command Word	27
Channel-Status Word	27
Limited Channel Logout	27
I/O Command Codes	28
Standard Command-Code Assignments	28
Standard Meanings of Bits of First Sense Byte	28
Console Printer Channel Commands	28
Card Reader and Card Punch Channel Commands	28
	29
Printer Channel Commands	30
Direct Access Storage Devices	
DASD Channel Commands	31
Magnetic-Tape Channel Commands	32
Code Assignments	33
Two-Character BSC Data Link Controls	33
Commonly Used Editing Pattern Characters	33
ANCI Defined Printer Central Characters	33
	33
Control Character Representations	33
Control Character Representations	34
Control Character Representations	
Control Character Representations	38
	Commonly Used Editing Pattern Characters


	16 12				
	-				

	Program-Status Word (EC Mode)
	Dynamic-Address-Translation Format
	ACM Control Table France
	ASN-Second Table Entry
	Standard Meanings of Bits of First Sense Byte

MACHINE INSTRUCTION FORMATS



MACHINE INSTRUCTION FORMATS (Cont'd)



1, 2, 3: Denotes association with first, second, or third operand

B₁, B₂: Base register designation field

D₁, D₂: Displacement field

GR₂: Register designation field (general register)

I₂: Immediate operand field L, L₁, L₂: Length field

QR₃: Register designation field (equivalent to GR₃ if general register, or

FR₃ if floating-point register)

R₁, R₂, R₃: Register designation field RS₂: Register designation field (starting address of vector)

RT₂: Register designation field (stride of vector) VR₁, VR₂, VR₃: Register designation field (vector register)

X₂: Index register designation field

MACHINE INSTRUCTIONS

By Mnemonic

Mne- monic	Operands	Name	For- mat	Op Code	Class & Notes
A	R ₁ ,D ₂ (X ₂ ,B ₂)	Add	RX	5A	С
AD	$R_1,D_2(X_2,B_2)$	Add Normalized (L)	RX	6A	C
ADR	R ₁ ,R ₂	Add Normalized (L)	RR	2A	C
AE	$R_1,D_2(X_2,B_2)$	Add Normalized (S)	RX	7A	C
AER	R ₁ ,R ₂	Add Normalized (S)	RR	3A	C
AH	$R_1,D_2(X_2,B_2)$	Add Halfword	RX	4A	C
AL	$R_1,D_2(X_2,B_2)$	Add Logical	RX	5E	C
ALR	R ₁ ,R ₂	Add Logical	RR	1E	C
AP	$D_1(L_1,B_1),D_2(L_2,B_2)$	Add Decimal	SS	FA	C
AR	R ₁ ,R ₂	Add	RR	1A	C
AU	R ₁ ,D ₂ (X ₂ ,B ₂)	Add Unnormalized (S)	RX	7E	C
AUR	R ₁ ,R ₂	Add Unnormalized (S)	RR	3E	C
AW	$R_1,D_2(X_2,B_2)$	Add Unnormalized (L)	RX	6E	C
AWR	R ₁ ,R ₂	Add Unnormalized (L)	RR	2E	C
AXR	R ₁ ,R ₂	Add Normalized (E)	RR	36	C
BAL	R ₁ ,D ₂ (X ₂ ,B ₂)	Branch and Link	RX	45	
BALR	R ₁ ,R ₂	Branch and Link	RR	05	
BAS	R ₁ ,D ₂ (X ₂ ,B ₂)	Branch and Save	RX	4D	
BASR	R ₁ ,R ₂	Branch and Save	RR	OD	
BC	$M_1,D_2(X_2,B_2)$	Branch on Condition	RX	47	
BCR	M ₁ ,R ₂	Branch on Condition	RR	07	
BCT	R ₁ ,D ₂ (X ₂ ,B ₂)	Branch on Count	RX	46	
BCTR	R ₁ ,R ₂	Branch on Count	RR	06	
BXH	R ₁ ,R ₃ ,D ₂ (B ₂)	Branch on Index High	RS	86	
BXLE	R ₁ ,R ₃ ,D ₂ (B ₂)	Branch on Index Low or Equal	RS	87	
C	R ₁ ,D ₂ (X ₂ ,B ₂)	Compare	RX	59	C
CD	R ₁ ,D ₂ (X ₂ ,B ₂)	Compare (L)	RX	69	C
CDR	R ₁ ,R ₂	Compare (L)	RR	29	C
CDS	R ₁ ,R ₃ ,D ₂ (B ₂)	Compare Double and Swap	RS	ВВ	C
CE	R ₁ ,D ₂ (X ₂ ,B ₂)	Compare (S)	RX	79	C
CER	R ₁ ,R ₂	Compare (S)	RR	39	C
CH	R ₁ ,D ₂ (X ₂ ,B ₂)	Compare Halfword	RX	49	C
CL	R ₁ ,D ₂ (X ₂ ,B ₂)	Compare Logical	RX	55	C
CLC	D ₁ (L,B ₁),D ₂ (B ₂)	Compare Logical	SS	D5	C
CLCL	R ₁ ,R ₂	Compare Logical Long	RR	OF	ic
CLI	D ₁ (B ₁),l ₂	Compare Logical	SI	95	C
CLM	R ₁ ,M ₃ ,D ₂ (B ₂)	Compare Logical Char-	RS	BD	C
	11/11/3/02/02/	acters under Mask	110	55	
CLR	R ₁ ,R ₂	Compare Logical	RR	15	С
CLRCH	D ₂ (B ₂)	Clear Channel	S	9F01	pc
CLRIO	D ₂ (B ₂)	Clear I/O	S	9D01	рс
CONCS	D ₂ (B ₂)	Connect Channel Set	S	B200	рс
CP	D ₁ (L ₁ ,B ₁),D ₂ (L ₂ ,B ₂)	Compare Decimal	SS	F9	C
CR	R ₁ ,R ₂	Compare	RR	19	C
CS	R ₁ ,R ₃ ,D ₂ (B ₂)	Compare and Swap	RS	BA	
CVB				4F	C
	R ₁ ,D ₂ (X ₂ ,B ₂)	Convert to Binary	RX		
CVD	$R_1,D_2(X_2,B_2)$	Convert to Decimal	RX	4E	
	R ₁ ,D ₂ (X ₂ ,B ₂)	Divide	RX	5D	
DD	$R_1,D_2(X_2,B_2)$	Divide (L)	RX	6D	
DDR	R ₁ ,R ₂	Divide (L)	RR	2D	
DE	$R_1,D_2(X_2,B_2)$	Divide (S)	RX	7D	
DER	R ₁ ,R ₂	Divide (S)	RR	3D	
DISCS	D ₂ (B ₂)	Disconnect Channel Set	S	B201	рс
DP	$D_1(L_1,B_1),D_2(L_2,B_2)$	Divide Decimal	SS	FD	
DR	R ₁ ,R ₂	Divide	RR	1D	
ED	$D_1(L,B_1),D_2(B_2)$	Edit	SS	DE	С
EDMK	$D_1(L,B_1),D_2(B_2)$	Edit and Mark	SS	DF	C
EPAR	R ₁	Extract Primary ASN	RRE	B226	q
ESAR	R ₁	Extract Secondary ASN	RRE	B227	q
EX	$R_1, D_2(X_2, B_2)$	Execute	RX	44	

MACHINE INSTRUCTIONS (Cont'd) By Mnemonic (Cont'd)

Mne- monic	Operands	Name	For- mat	Op Code	Class & Notes
HDR	R ₁ ,R ₂	Halve (L)	RR	24	838,4
HDV	D ₂ (B ₂)	Halt Device	S	9E01	рс
HER	R ₁ ,R ₂	Halve (S)	RR	34	
HIO	D ₂ (B ₂)	Halt I/O	S	9E00	рс
IAC	R ₁	Insert Address Space Control	RRE	B224	qc
IC	R ₁ ,D ₂ (X ₂ ,B ₂)	Insert Character	RX	43	
ICM	R ₁ ,M ₃ ,D ₂ (B ₂)	Insert Characters under Mask	RS	BF	С
IPK		Insert PSW Key	S	B20B	q
IPTE	R ₁ ,R ₂	Invalidate Page Table Entry	RRE	B221	р
ISK	R ₁ ,R ₂	Insert Storage Key	RR	09	р
ISKE	R ₁ ,R ₂	Insert Storage Key Extended	RRE	B229	р
IVSK	R ₁ ,R ₂	Insert Virtual Storage Key	RRE	B223	q
L	R ₁ ,D ₂ (X ₂ ,B ₂)	Load	RX	58	
LA	R ₁ ,D ₂ (X ₂ ,B ₂)	Load Address	RX	41	
LASP	$D_1(B_1), D_2(B_2)$	Load Address Space Parameters	SSE	E500	рс
LCDR	R ₁ ,R ₂	Load Complement (L)	RR	23	C
LCER	R ₁ ,R ₂	Load Complement (S)	RR	33	C
LCR	R ₁ ,R ₂	Load Complement	RR	13	С
LCTL	R ₁ ,R ₃ ,D ₂ (B ₂)	Load Control	RS	B7	р
LD	R ₁ ,D ₂ (X ₂ ,B ₂)	Load (L)	RX	68	
LDR	R ₁ ,R ₂	Load (L)	RR	28	
LE	R ₁ ,D ₂ (X ₂ ,B ₂)	Load (S)	RX	78	
LER	R ₁ ,R ₂	Load (S)	RR	38	
LH	R ₁ ,D ₂ (X ₂ ,B ₂)	Load Halfword	RX	48	
LM	R ₁ ,R ₃ ,D ₂ (B ₂)	Load Multiple	RS	98	
LNDR	R ₁ ,R ₂	Load Negative (L)	RR	21	С
LNER	R ₁ ,R ₂	Load Negative (S)	RR	31	С
LNR	R ₁ ,R ₂	Load Negative	RR	11	С
LPDR	R ₁ ,R ₂	Load Positive (L)	RR	20	C
LPER	R ₁ ,R ₂	Load Positive (S)	RR	30	С
LPR	R ₁ ,R ₂	Load Positive	RR	10	С
LPSW	D ₂ (B ₂)	Load PSW	S	82	pn
LR	R ₁ ,R ₂	Load	RR	18	
LRA	R ₁ ,D ₂ (X ₂ ,B ₂)	Load Real Address	RX	B1	рс
LRDR	R ₁ ,R ₂	Load Rounded (E/L)	RR	25	

Floati	ng-point operand lengths:	Notes:
(E)	Extended source and result.	c. Condition code set.
(E/L)	Extended source, long result.	i. Interruptible instruction.
(L/E)	Long source, extended result.	n. New condition code loaded.
(L)	Long source and result.	p. Privileged instruction.
(L/S)	Long source, short result.	q. Semiprivileged instruction.
(S/L)	Short source, long result.	x. Execution in problem state and
(S)	Short source and result.	supervisor state differs.
		y. Condition code may be set.

Class (for instructions subject to vector-control bit, CR 0 bit 14)
IC: Interruptible; (VCT — VIX) elements processed.

- IG: Interruptible; either (bit count in a general register) elements or (section-size — VIX) elements processed, whichever is fewer.
- IM: Interruptible; (VCT VIX) elements processed, vector-mask mode.
- IP: Interruptible; (partial-sum-number VIX) elements processed.
- Interruptible; (section-size) elements processed.NC: Not interruptible; (VCT) elements processed.
- NZ: Not interruptible; (section-size) elements processed.
- No: Not interruptible; no elements processed (VSR/VAC housekeeping).
- N1: Not interruptible; one element processed.

MACHINE INSTRUCTIONS (Cont'd) By Mnemonic (Cont'd)

MACHINE INSTRUCTIONS (Cont'd) By Mnemonic (Cont'd)

Mne- monic	Operands	Name	For- mat	Op Code	Class & Notes	Mne- monic	Operands	Name	For- mat	Op Code	Class & Notes
LRER	R ₁ ,R ₂	Load Rounded (L/S)	RR	35	BOH	SPKA	D ₂ (B ₂)	Set PSW Key from	S	B20A	q
LTDR	R ₁ ,R ₂	Load and Test (L)	RR	22	C			Address			
LTER	R ₁ ,R ₂	Load and Test (S)	RR	32	C	SPM	R ₁	Set Program Mask	RR	04	n
LTR	R ₁ ,R ₂	Load and Test	RR	12	C	SPT	D ₂ (B ₂)	Set CPU Timer	S	B208	р
M	R ₁ ,D ₂ (X ₂ ,B ₂)	Multiply	RX	5C		SPX	D ₂ (B ₂)	Set Prefix	S	B210	р
MC	D ₁ (B ₁),l ₂	Monitor Call	SI	AF		SR	R ₁ ,R ₂	Subtract	RR	1B	C
MD	R ₁ ,D ₂ (X ₂ ,B ₂)	Multiply (L)	RX	6C		SRA	R ₁ ,D ₂ (B ₂)	Shift Right Single	RS	8A	C
MDR	R ₁ ,R ₂	Multiply (L)	RR	2C		SRDA	R ₁ ,D ₂ (B ₂)	Shift Right Double	RS	8E	C
ME	R ₁ ,D ₂ (X ₂ ,B ₂)	Multiply (S/L)	RX	7C		SRDL	R ₁ ,D ₂ (B ₂)	Shift Right Double Logical	RS	8C	The Market
										88	
MER	R ₁ ,R ₂	Multiply (S/L)	RR	3C		SRL	R ₁ ,D ₂ (B ₂)	Shift Right Single Logical	RS		
МН	$R_1,D_2(X_2,B_2)$	Multiply Halfword	RX	4C		SRP	D ₁ (L ₁ ,B ₁),D ₂ (B ₂),l ₃	Shift and Round Decimal	SS	FO	С
MP	$D_1(L_1,B_1),D_2(L_2,B_2)$	Multiply Decimal	SS	FC		SSAR	R ₁	Set Secondary ASN	RRE	B225	q
MR	R ₁ ,R ₂	Multiply	RR	1C		SSK	R ₁ ,R ₂	Set Storage Key	RR	08	р
MVC	D ₁ (L,B ₁),D ₂ (B ₂)	Move	SS	D2		SSKE	R ₁ ,R ₂	Set Storage Key Extended	RRE	B22B	р
MVCIN	D ₁ (L,B ₁),D ₂ (B ₂)	Move Inverse	SS	E8		SSM	D ₂ (B ₂)	Set System Mask	S	80	р
MVCK	D ₁ (R ₁ ,B ₁),D ₂ (B ₂),R ₃	Move with Key	SS	D9	qc	ST	R ₁ ,D ₂ (X ₂ ,B ₂)	Store	RX	50	
MVCL	R ₁ ,R ₂	Move Long	RR	OE	ic	STAP	D ₂ (B ₂)	Store CPU Address	S	B212	D
MVCP	D ₁ (R ₁ ,B ₁),D ₂ (B ₂),R ₃		SS	DA	qc	STC	R ₁ ,D ₂ (X ₂ ,B ₂)	Store Character	RX	42	ME OCAV
MVCS	D ₁ (R ₁ ,B ₁),D ₂ (B ₂),R ₃		SS	DB					S	B205	C
					qc	STCK	D ₂ (B ₂)	Store Clock			
MVI	D ₁ (B ₁),l ₂	Move	SI	92		STCKC	AND AND DESCRIPTION OF THE PROPERTY OF THE PRO	Store Clock Comparator	S	B207	р
MVN	$D_1(L,B_1),D_2(B_2)$	Move Numerics	SS	D1		STCM	R ₁ ,M ₃ ,D ₂ (B ₂)	Store Characters	RS	BE	
MVO	$D_1(L_1,B_1),D_2(L_2,B_2)$	Move with Offset	SS	F1				under Mask			
MVZ	D ₁ (L,B ₁),D ₂ (B ₂)	Move Zones	SS	D3		STCTL	R ₁ ,R ₃ ,D ₂ (B ₂)	Store Control	RS	B6	р
MXD	R ₁ ,D ₂ (X ₂ ,B ₂)	Multiply (L/E)	RX	67		STD	R ₁ ,D ₂ (X ₂ ,B ₂)	Store (L)	RX	60	
MXDR	R ₁ ,R ₂	Multiply (L/E)	RR	27		STE	R ₁ ,D ₂ (X ₂ ,B ₂)	Store (S)	RX	70	
MXR	R ₁ ,R ₂	Multiply (E)	RR	26		STH	R ₁ ,D ₂ (X ₂ ,B ₂)	Store Halfword	RX	40	
N	R ₁ ,D ₂ (X ₂ ,B ₂)	AND	RX	54	80			Store Channel ID	S	B203	рс
					C	STIDC	D ₂ (B ₂)		S	B203	
NC	$D_1(L,B_1),D_2(B_2)$	AND	SS	D4	C	STIDP	D ₂ (B ₂)	Store CPU ID			р
NI	D ₁ (B ₁),l ₂	AND	SI	94	C	STM	R ₁ ,R ₃ ,D ₂ (B ₂)	Store Multiple	RS	90	
NR	R ₁ ,R ₂	AND	RR	14	C	STNSN	A D ₁ (B ₁),l ₂	Store Then AND	SI	AC	p
0	R ₁ ,D ₂ (X ₂ ,B ₂)	OR	RX	56	C			System Mask			
OC	D ₁ (L,B ₁),D ₂ (B ₂)	OR	SS	D6	· c	STOSM	A D ₁ (B ₁),l ₂	Store Then OR	SI	AD	р
01	D ₁ (B ₁),l ₂	OR	SI	96	C		A S BOME TOV	System Mask			
OR	R ₁ ,R ₂	OR	RR	16	C	STPT	D ₂ (B ₂)	Store CPU Timer	S	B209	р
PACK	D ₁ (L ₁ ,B ₁),D ₂ (L ₂ ,B ₂)	Pack	SS	F2		STPX	D ₂ (B ₂)	Store Prefix	S	B211	p
PC	D ₂ (B ₂)	Program Call	S	B218		SU	R ₁ ,D ₂ (X ₂ ,B ₂)	Subtract Unnormalized (S)	SOUTH PROPERTY.	7F	c
PT		Program Transfer			q		AND DESCRIPTION OF THE PROPERTY OF THE PROPERT			3F	C
	R ₁ ,R ₂		RRE	B228	q	SUR	R ₁ ,R ₂	Subtract Unnormalized (S)			C
PTLB	10000000000000000000000000000000000000	Purge TLB	S	B20D	p	SVC	AUGUACH COMPOSITOR	Supervisor Call	RR	OA	
RDD	D ₁ (B ₁),l ₂	Read Direct	SI	85	р	SW	R ₁ ,D ₂ (X ₂ ,B ₂)	Subtract Unnormalized (L)		6F	C
RIO	D ₂ (B ₂)	Resume I/O	S	9C02	рс	SWR	R ₁ ,R ₂	Subtract Unnormalized (L)	RR	2F	C
RRB	D ₂ (B ₂)	Reset Reference Bit	S	B213	рс	SXR	R ₁ ,R ₂	Subtract Normalized (E)	RR	37	C
RRBE	R ₁ ,R ₂	Reset Reference Bit	RRE	B22A	рс	- Elean		the same of the sa			Ration Co.
	Name of	Extended	pi shina		Po	Floatin	g-point operand lengths:	Notes:			
S	R ₁ ,D ₂ (X ₂ ,B ₂)	Subtract	RX	5B	C		Extended source and res		a code	cot	
SAC	$D_2(B_2)$		S	B219			Extended source, long re				
		Set Address Space Control			q						
SCK	D ₂ (B ₂)	Set Clock	S	B204	pc		Long source, extended re				ded.
SCKC	$D_2(B_2)$	Set Clock Comparator	S	B206	р		Long source and result.	p. Privilege			
SD	R ₁ ,D ₂ (X ₂ ,B ₂)	Subtract Normalized (L)	RX	6B	C	(L/S)	Long source, short result				
SDR	R ₁ ,R ₂	Subtract Normalized (L)	RR	2B	C	(S/L)	Short source, long result	x. Executio	n in pro	oblem sta	ate and
SE	R ₁ ,D ₂ (X ₂ ,B ₂)	Subtract Normalized (S)	RX	7B	C	(S)	Short source and result.	supervis	or state	differs.	
SER	R ₁ ,R ₂	Subtract Normalized (S)	RR	3B	C	-	OT TROUBLE TEXT	y. Condition			set.
SH	R ₁ ,D ₂ (X ₂ ,B ₂)	Subtract Halfword	RX	4B				7. 00.74110		,	
					C	Class (for instructions subject t	to vector-control bit, CR 0 bit	14)		
SIGP	R ₁ ,R ₃ ,D ₂ (B ₂)	Signal Processor	RS	AE	рс		Interruptible; (VCT - VI)		STATE OF THE PARTY		
SIO	D ₂ (B ₂)	Start I/O	S	9000	рс				monto	or	
SIOF	D ₂ (B ₂)	Start I/O Fast Release	S	9C01	рс	IG:		count in a general register) ele			
SL	R ₁ ,D ₂ (X ₂ ,B ₂)	Subtract Logical	RX	5F	c	1000		ements processed, whichever			
SLA	R ₁ ,D ₂ (B ₂)	Shift Left Single	RS	8B	C			X) elements processed, vecto			
SLDA	R ₁ ,D ₂ (B ₂)	Shift Left Double	RS	8F	C	IP:	Interruptible; (partial-sum	n-number - VIX) elements pr	ocesse	ed.	
SLDL	R ₁ ,D ₂ (B ₂)	Shift Left Double Logical	RS	8D			Interruptible; (section-siz				
							Not interruptible; (VCT)				
SLL	R ₁ ,D ₂ (B ₂)	Shift Left Single Logical	RS	89				n-size) elements processed.			
01.0				1F	C	144.	THE INTERPOLITIES, ISECTION				
SLR SP	R ₁ ,R ₂ D ₁ (L ₁ ,B ₁),D ₂ (L ₂ ,B ₂)	Subtract Logical Subtract Decimal	RR SS	FB	C		Net intermediate I	nents processed (VSR/VAC h	ouest-	oning	

MACHINE INSTRUCTIONS (Cont'd)

By Mnemonic (Cont'd)

Mne- monic Operands		Name	For- mat	Op Code	Class & Notes		
ТВ	R ₁ ,R ₂	Test Block	RRE	B22C	ipc		
TCH	$D_2(B_2)$	Test Channel	S	9F00	рс		
TIO	D ₂ (B ₂)	Test I/O	S	9D00	рс		
TM	D ₁ (B ₁),l ₂	Test under Mask	SI	91	C		
TPROT	$D_1(B_1), D_2(B_2)$	Test Protection	SSE	E501	рс		
TR	D ₁ (L,B ₁),D ₂ (B ₂)	Translate	SS	DC			
TRT	D ₁ (L,B ₁),D ₂ (B ₂)	Translate and Test	SS	DD	C		
TS	D ₂ (B ₂)	Test and Set	S	93	C		
UNPK	D ₁ (L ₁ ,B ₁),D ₂ (L ₂ ,B ₂)	Unpack	SS	F3			
VA	VR ₁ , VR ₃ , RS ₂ (RT ₂)	Add	VST	A420	IM		
VACD	VR ₁ ,RS ₂ (RT ₂)	Accumulate (L)	VST	A417	IM		
VACDR	VR ₁ ,VR ₂	Accumulate (L)	VV	A517	IM		
VACE	VR ₁ ,RS ₂ (RT ₂)	Accumulate (S/L)	VST	A407	IM		
VACER	VR ₁ ,VR ₂	Accumulate (S/L)	VV	A507	IM		
VACRS	D ₂ (B ₂)	Restore VAC	S	A6CB	NO p		
VACSV	D ₂ (B ₂)	Save VAC	S	A6CA	NO p		
VAD	VR ₁ , VR ₃ , RS ₂ (RT ₂)	Add (L)	VST	A410	IM		
VADQ	VR ₁ ,FR ₃ ,VR ₂	Add (L)	QV	A590	IM		
VADR	VR ₁ ,VR ₃ ,VR ₂	Add (L)	VV	A510	IM		
VADS	VR ₁ ,FR ₃ ,RS ₂ (RT ₂)	Add (L)	QST	A490	IM		
VAE	VR ₁ , VR ₃ , RS ₂ (RT ₂)	Add (S)	VST	A400	IM		
VAEQ	VR ₁ ,FR ₃ ,VR ₂	Add (S)	QV	A580	IM		
VAER	VR ₁ , VR ₃ , VR ₂	Add (S)	VV	A500	IM		
VAES	VR ₁ ,FR ₃ ,RS ₂ (RT ₂)	Add (S)	QST	A480	IM		
VAQ	VR ₁ ,GR ₃ ,VR ₂	Add	QV	A5A0	IM		
VAR	VR ₁ , VR ₃ , VR ₂	Add					
VAS			VV	A520	IM		
VC	VR ₁ ,GR ₃ ,RS ₂ (RT ₂) M ₁ ,VR ₃ ,RS ₂ (RT ₂)	Add	QST	A4A0	IM IC		
VCD		Compare	VST	A428			
VCDQ	M ₁ ,VR ₃ ,RS ₂ (RT ₂)	Compare (L)	VST	A418	IC		
	M ₁ ,FR ₃ ,VR ₂	Compare (L)	QV	A598	IC		
VCDR VCDS	M ₁ ,VR ₃ ,VR ₂ M ₁ ,FR ₃ ,RS ₂ (RT ₂)	Compare (L)	VV	A518	IC		
VCE		Compare (L)	QST	A498	IC		
VCEQ	M ₁ ,VR ₃ ,RS ₂ (RT ₂)	Compare (S)	VST	A408	IC		
VCER	M ₁ ,FR ₃ ,VR ₂	Compare (S)	QV	A588	IC III		
VCES	M ₁ ,VR ₃ ,VR ₂ M ₁ ,FR ₃ ,RS ₂ (RT ₂)	Compare (S)	VV	A508	IC		
VCOVM	GR ₁	Compare (S)	QST		IC		
VCQ	M ₁ ,GR ₃ ,VR ₂	Count Ones in VMR	RRE	A643	NC c		
VCR		Compare	QV	A5A8	IC		
VCS	M ₁ ,VR ₃ ,VR ₂	Compare	VV	A528	IC		
VCVM	M ₁ ,GR ₃ ,RS ₂ (RT ₂)	Compare	QST	A4A8	IC		
	CD.	Complement VMR	RRE	A641	NC		
VCZVM	GR ₁	Count Left Zeros in VMR	RRE	A642	NC .c		
VDD	VR ₁ , VR ₃ , RS ₂ (RT ₂)	Divide (L)	VST	A413	IM		
VDDQ	VR ₁ ,FR ₃ ,VR ₂	Divide (L)	QV	A593	IM		
VDDR	VR ₁ , VR ₃ , VR ₂	Divide (L)	VV	A513	IM		
VDDS	VR ₁ ,FR ₃ ,RS ₂ (RT ₂)	Divide (L)	QST	A493	IM		
VDE	$VR_1, VR_3, RS_2(RT_2)$	Divide (S)	VST	A403	IM		
VDEQ	VR ₁ ,FR ₃ ,VR ₂	Divide (S)	QV	A583	IM		
VDER	VR ₁ , VR ₃ , VR ₂	Divide (S)	VV	A503	IM		
VDES	VR ₁ ,FR ₃ ,RS ₂ (RT ₂)	Divide (S)	QST	A483	IM		
VL	VR ₁ ,RS ₂ (RT ₂)	Load	VST	A409	IC		
VLBIX	VR ₁ ,GR ₃ ,D ₂ (B ₂)	Load Bit Index	RSE	E428	IG c		
VLCDR	VR ₁ ,VR ₂	Load Complement (L)	VV	A552	IM		
VLCER	VR ₁ ,VR ₂	Load Complement (S)	VV	A542	IM		
VLCR	VR ₁ ,VR ₂	Load Complement	VV	A562	IM		
VLCVM	RS ₂	Load VMR Complement	VS	A681	NC		
VLD	VR ₁ ,RS ₂ (RT ₂)	Load (L)	VST	A419	IC		
VLDQ	VR ₁ ,FR ₂	Load (L)	QV	A599	IC		
VLDR	VR ₁ ,VR ₂	Load (L)	VV	A519	IC		
VLE	VR ₁ ,RS ₂ (RT ₂)	Load (S)	VST	A409	IC		
VLEL	VR ₁ ,GR ₃ ,GR ₂	Load Element	VR	A628	N1		
VLELD	VR ₁ ,FR ₃ ,GR ₂	Load Element (L)	VR	A618	N1		

MACHINE INSTRUCTIONS (Cont'd) By Mnemonic (Cont'd)

Mne- monic	Operands	Name	For- mat	Op Code	Class & Notes
VLELE	VR ₁ ,FR ₃ ,GR ₂	Load Element (S)	VR	A608	N1
VLEQ	VR ₁ ,FR ₂	Load (S)	QV	A589	IC
VLER	VR ₁ ,VR ₂	Load (S)	VV	A509	IC
VLH	VR ₁ ,RS ₂ (RT ₂)	Load Halfword	VST	A429	IC
VLI	VR ₁ , VR ₃ , D ₂ (B ₂)	Load Indirect	RSE	E400	IC
VLID	VR ₁ , VR ₃ , D ₂ (B ₂)	Load Indirect (L)	RSE	E410	IC
VLIE	VR ₁ , VR ₃ , D ₂ (B ₂)	Load Indirect (S)	RSE	E400	IC
VLINT	VR ₁ ,RS ₂ (RT ₂)	Load Integer Vector	VST	A42A	IC
VLM	VR ₁ ,RS ₂ (RT ₂)	Load Matched	VST	A40A	IC
VLMD	VR ₁ ,RS ₂ (RT ₂)	Load Matched (L)	VST	A41A	IC
VLMDQ	VR ₁ ,FR ₂	Load Matched (L)	QV	A59A	IC
VLMDR	VR ₁ ,VR ₂	Load Matched (L)	VV	A51A	IC
VLME	VR ₁ ,RS ₂ (RT ₂)	Load Matched (S)	VST	A40A	IC
VLMEQ	VR ₁ ,FR ₂	Load Matched (S)	QV	A58A	IC
VLMER	VR ₁ ,VR ₂	Load Matched (S)	VV	A50A	IC
VLMQ	VR1,GR2	Load Matched	QV	ASAA	IC
VLMR	VR ₁ ,VR ₂	Load Matched	VV	A50A	IC
VLNDR	VR ₁ ,VR ₂	Load Negative (L)	VV	A551	IM
VLNER	VR ₁ ,VR ₂	Load Negative (S)	VV	A541	IM
VLNR	VR ₁ ,VR ₂	Load Negative	VV	A561	IM
VLPDR	VR ₁ ,VR ₂	Load Positive (L)	VV	A550	IM
VLPER	VR ₁ ,VR ₂	Load Positive (S)	VV	A540	IM
VLPR	VR ₁ ,VR ₂	Load Positive	VV	A560	IM
VLQ	VR ₁ ,GR ₂	Load	QV	A5A9	IC
VLR	VR ₁ ,VR ₂	Load	VV	A509	IC
VLVCA	D ₂ (B ₂)	Load VCT from Address	S	A6C4	NO c
VLVCU	GR ₁	Load VCT and Update	RRE	A645	NO c
VLVM	RS ₂	Load VMR	VS	A680	NC
VLY	VR ₁ ,RS ₂ (RT ₂)	Load Expanded	VST	A40B	IC
VLYD	VR ₁ ,RS ₂ (RT ₂)	Load Expanded (L)	VST	A41B	IC
VLYE	VR ₁ ,RS ₂ (RT ₂)	Load Expanded (S)	VST	A40B	IC
VLZDR	VR ₁	Load Zero (L)	VV	A51B	IC
VLZER	VR ₁	Load Zero (S)	VV	A50B	IC
VLZR	VR ₁	Load Zero	VV		IC
VM	VR1, VR3, RS2(RT2)	Multiply	VST	A422	IM
VMAD	VR ₁ , VR ₃ , RS ₂ (RT ₂)	Multiply and Add (L)	VST	A414	IM
VMADQ	VR ₁ ,FR ₃ ,VR ₂	Multiply and Add (L)	QV	A594	IM
VMADS	VR ₁ ,FR ₃ ,RS ₂ (RT ₂)	Multiply and Add (L)	QST	A494	IM
VMAE	VR ₁ , VR ₃ , RS ₂ (RT ₂)	Multiply and Add (S/L)	VST	A404	IM
VMAEQ	VR ₁ ,FR ₃ ,VR ₂	Multiply and Add (S/L)	QV	A584	IM

Floating-point	anauand	lamatha.

Extended source and result.
Extended source, long result.
Long source, extended result.
Long source and result.

⁽L/S) Long source, short result.
(S/L) Short source, long result.
(S) Short source and result.

Notes:

- c. Condition code set.i. Interruptible instruction.
- n. New condition code loaded.
 p. Privileged instruction.
 - q. Semiprivileged instruction.
 - q. Semiprivileged instruction.
 x. Execution in problem state and supervisor state differs.
 - y. Condition code may be set.
- Class (for instructions subject to vector-control bit, CR 0 bit 14)
- IC: Interruptible; (VCT VIX) elements processed.
- IG: Interruptible; either (bit count in a general register) elements or (section-size VIX) elements processed, whichever is fewer.

 IM: Interruptible: (VCT VIX) elements processed, vector-mask m
- M: Interruptible; (VCT VIX) elements processed, vector-mask mode.
 P: Interruptible: (partial-sum-number VIX) elements processed.
- Interruptible; (partial-sum-number VIX) elements proc
 Iz: Interruptible; (section-size) elements processed.
- NC: Not interruptible; (VCT) elements processed.
- NZ: Not interruptible; (section-size) elements processed.
- NO: Not interruptible; no elements processed (VSR/VAC housekeeping).
- N1: Not interruptible; one element processed.

MACHINE INSTRUCTIONS (Cont'd)

By Mnemonic (Cont'd)

Mne- monic	Operands	Name Name	For- mat	Op Code	Clas	
VMAES	VR ₁ ,FR ₃ ,RS ₂ (RT ₂)	Multiply and Add (S/L)	QST	A484	IM	
VMCD	VR ₁ , VR ₃ , RS ₂ (RT ₂)	Multiply and Accumulate (L)	VST	A416	IM	
VMCDR	VR ₁ ,VR ₃ ,VR ₂	Multiply and Accumulate (L)	VV	A516	IM	
VMCE	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Multiply and Accumulate (S/L)	VST	A406	IM	
VMCER	VR ₁ ,VR ₃ ,VR ₂	Multiply and	VV	A506	IM	
VMD	VR ₁ , VR ₃ , RS ₂ (RT ₂)	Accumulate (S/L) Multiply (L)	VST	A412	IM	
VMDQ	VR ₁ ,FR ₃ ,VR ₂	Multiply (L)	QV	A592	IM	
VMDR	VR ₁ ,VR ₃ ,VR ₂	Multiply (L)	VV	A512	IM	
VMDS	VR ₁ ,FR ₃ ,RS ₂ (RT ₂)	Multiply (L)	QST	A492	IM	
VME	VR ₁ , VR ₃ , RS ₂ (RT ₂)	Multiply (S/L)	VST	A402	IM	
VMEQ	VR ₁ ,FR ₃ ,VR ₂	Multiply (S/L)	QV	A582	IM	
VMER	VR ₁ , VR ₃ , VR ₂	Multiply (S/L)	VV	A502	IM	
VMES	VR ₁ ,FR ₃ ,RS ₂ (RT ₂)	Multiply (S/L)	QST	A482	IM	
VMNSD	VR ₁ ,FR ₃ ,GR ₂	Minimum Signed (L)	VR	A611	IM	
VMNSE	VR ₁ ,FR ₃ ,GR ₂	Minimum Signed (S)	VR	A601	IM	
VMQ	VR ₁ ,GR ₃ ,VR ₂	Multiply	QV	A5A2	IM	
VMR	VR ₁ , VR ₃ , VR ₂	Multiply	VV	A522	IM	
VMRRS	D ₂ (B ₂)	Restore VMR	S	A6C3	NZ	
VMRSV	D ₂ (B ₂)	Save VMR	S	A6C1	NZ	
VMS	$VR_1,GR_3,RS_2(RT_2)$	Multiply	QST	A4A2	IM	
VMSD	$VR_1, VR_3, RS_2(RT_2)$	Multiply and Subtract (L)	VST	A415	IM	
VMSDQ	VR ₁ ,FR ₃ ,VR ₂	Multiply and Subtract (L)	QV	A595	IM	
VMSDS	$VR_1,FR_3,RS_2(RT_2)$	Multiply and Subtract (L)	QST	A495	IM	
VMSE	$VR_1, VR_3, RS_2(RT_2)$	Multiply and Subtract (S/L)	VST	A405	IM	
VMSEQ	VR ₁ ,FR ₃ ,VR ₂	Multiply and Subtract (S/L)	QV	A585	IM	
VMSES	VR ₁ ,FR ₃ ,RS ₂ (RT ₂)	Multiply and Subtract (S/L)	QST	A485	IM	
VMXAD	VR ₁ ,FR ₃ ,GR ₂ VR ₁ ,FR ₃ ,GR ₂	Maximum Absolute (L) Maximum Absolute (S)	VR VR	A612 A602	IM	
VMXAE	VR ₁ ,FR ₃ ,GR ₂	Maximum Signed (L)	VR	A610	IM	
VMXSD VMXSE	VR ₁ ,FR ₃ ,GR ₂	Maximum Signed (S)	VR	A600	IM	
VN	VR ₁ , VR ₃ , RS ₂ (RT ₂)	AND	VST	A424	IM	
VNQ	VR ₁ ,GR ₃ ,VR ₂	AND	QV	A5A4	IM	
VNR	VR ₁ ,VR ₃ ,VR ₂	AND	VV	A524	IM	
VNS	VR ₁ ,GR ₃ ,RS ₂ (RT ₂)	AND	QST	A4A4	IM	
VNVM	RS ₂	AND to VMR	VS	A684	NC	
VO	VR ₁ , VR ₃ , RS ₂ (RT ₂)	OR A See See See See See See See See See S	VST	A425	IM	
voa	VR ₁ ,GR ₃ ,VR ₂	OR	QV	A5A5	IM	
VOR	VR ₁ , VR ₃ , VR ₂	OR	VV	A525	IM	
VOS	VR ₁ ,GR ₃ ,RS ₂ (RT ₂)	OR	QST	A4A5	IM	
VOVM	RS ₂	OR to VMR	VS	A685	NC	
VRCL	D ₂ (B ₂)	Clear VR	S	A6C5	IZ	
VRRS	GR ₁	Restore VR	RRE	A648	IZ	xc
VRSV	GR ₁	Save VR	RRE	A64A	IZ	C
VRSVC	GR ₁	Save Changed VR	RRE	A649	IZ	pc
VS	$VR_1, VR_3, RS_2(RT_2)$	Subtract	VST	A421	IM	
VSD	$VR_1, VR_3, RS_2(RT_2)$	Subtract (L)	VST	A411	IM	
VSDQ	VR ₁ ,FR ₃ ,VR ₂	Subtract (L)	QV	A591	IM	
VSDR	VR ₁ ,VR ₃ ,VR ₂	Subtract (L)	VV	A511	IM	
VSDS	VR ₁ ,FR ₃ ,RS ₂ (RT ₂)	Subtract (L)	QST	A491	IM	
VSE	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Subtract (S)	VST	A401	IM	
VSEQ	VR ₁ ,FR ₃ ,VR ₂	Subtract (S)	QV	A581	IM	
VSER	VR ₁ ,VR ₃ ,VR ₂	Subtract (S)	QST	A501 A481	IM	
VSES	VR ₁ ,FP ₃ ,RS ₂ (RT ₂)	Subtract (S)			IM	
VSLL	VR ₁ , VR ₃ , D ₂ (B ₂)	Shift Left Single Logical	RSE	E425 A61A	IP	
VSPSD	VR ₁ ,FR ₂	Sum Partial Sums (L) Subtract	QV	A5A1	IM	
VSQ VSR	VR ₁ ,GR ₃ ,VR ₂ VR ₁ ,VR ₃ .VR ₂	Subtract	VV	A521	IM	

MACHINE INSTRUCTIONS (Cont'd)

By Mnemonic (Cont'd)

Mne- monic	Operands	Name	For- mat	Op Code	Clas	ss otes
VSRRS	D ₂ (B ₂)	Restore VSR	S	A6C2	IZ	x
VSRSV	D ₂ (B ₂)	Save VSR	S	A6C0	NO	x
VSS	VR ₁ ,GR ₃ ,RS ₂ (RT ₂)	Subtract	QST	A4A1	IM	
VST	VR ₁ ,RS ₂ (RT ₂)	Store	VST	A40D	IC	
VSTD	VR ₁ ,RS ₂ (RT ₂)	Store (L)	VST	A41D	IC	
VSTE	VR ₁ ,RS ₂ (RT ₂)	Store (S)	VST	A40D	IC	
VSTH	VR ₁ ,RS ₂ (RT ₂)	Store Halfword	VST	A42D	IC	
VSTI	VR ₁ , VR ₃ , D ₂ (B ₂)	Store Indirect	RSE	E401	IC	
VSTID	VR ₁ , VR ₃ , D ₂ (B ₂)	Store Indirect (L)	RSE	E411	IC	
VSTIE	VR ₁ , VR ₃ , D ₂ (B ₂)	Store Indirect (S)	RSE	E401	IC	
VSTK	VR ₁ ,RS ₂ (RT ₂)	Store Compressed	VST	A40F	IC	
VSTKD	VR ₁ ,RS ₂ (RT ₂)	Store Compressed (L)	VST	A41F	IC	
VSTKE	VR ₁ ,RS ₂ (RT ₂)	Store Compressed (S)	VST	A40F	IC	
VSTM	VR ₁ ,RS ₂ (RT ₂)	Store Matched	VST	A40E	IC	
VSTMD	VR ₁ ,RS ₂ (RT ₂)	Store Matched (L)	VST	A41E	IC	
VSTME	VR ₁ ,RS ₂ (RT ₂)	Store Matched (S)	VST	A40E	IC	
VSTVM	RS ₂	Store VMR	VS	A682	NC	
VSTVP	D ₂ (B ₂)	Store Vector Parameters	S	A6C8	NO	
VSVMM	D ₂ (B ₂)	Set Vector Mask Mode	S	A6C6	NO	
VTVM		Test VMR	RRE	A640	NC	C
VX	VR ₁ , VR ₃ , RS ₂ (RT ₂)	Exclusive OR	VST	A426	IM	
VXEL	VR ₁ ,GR ₃ ,GR ₂	Extract Element	VR	A629	N1	
VXELD	VR ₁ ,FR ₃ ,GR ₂	Extract Element (L)	VR	A619	N1	
VXELE	VR ₁ ,FR ₃ ,GR ₂	Extract Element (S)	VR	A609	N1	
VXQ	VR ₁ ,GR ₃ ,VR ₂	Exclusive OR	QV	A5A6	IM	
VXR	VR ₁ , VR ₃ , VR ₂	Exclusive OR	VV	A526	IM	
VXS	VR ₁ ,GR ₃ ,RS ₂ (RT ₂)	Exclusive OR	QST	A4A6	IM	
VXVC	GR ₁	Extract VCT	RRE	A644	NO	
VXVM	RS ₂	Exclusive OR to VMR	VS	A686	NC	
VXVMM	GR ₁	Extract Vector Mask Mode	RRE	A646	NO	
VZPSD	VR ₁	Zero Partial Sums (L)	VR	A61B	IP	
WRD	D ₁ (B ₁),l ₂	Write Direct	SI	84		p
X	R ₁ ,D ₂ (X ₂ ,B ₂)	Exclusive OR	RX	57		
XC	D ₁ (L,B ₁),D ₂ (B ₂)	Exclusive OR	SS	D7		
XI	D ₁ (B ₁),l ₂	Exclusive OR	SI	97		
XR	R ₁ ,R ₂	Exclusive OR	RR	17		
ZAP	D1(L1,B1),D2(L2,B2)	Zero and Add	SS	F8		C
	Model-dependent	Diagnose		83		py

Floating-point	operand	lengths:
----------------	---------	----------

- (E) Extended source and result.
- (E/L) Extended source, long result.
- (L/E) Long source, extended result.
- (L) Long source and result.
- (L/S) Long source, short result.

(S/L) Short source, long result. (S) Short source and result.

Notes: c. Condition code set.

- Interruptible instruction.
- New condition code loaded. n.
- Privileged instruction.
- q. Semiprivileged instruction.
- Execution in problem state and supervisor state differs.
- y. Condition code may be set.

Class (for instructions subject to vector-control bit, CR 0 bit 14)

- IC: Interruptible; (VCT VIX) elements processed.
- Interruptible; either (bit count in a general register) elements or (section-size - VIX) elements processed, whichever is fewer.
- Interruptible; (VCT VIX) elements processed, vector-mask mode.
- Interruptible; (partial-sum-number VIX) elements processed.
- Interruptible: (section-size) elements processed.
- Not interruptible; (VCT) elements processed.
- Not interruptible; (section-size) elements processed.
- Not interruptible; no elements processed (VSR/VAC housekeeping).
- Not interruptible; one element processed.

MACHINE INSTRUCTIONS (Cont'd)

Op Code	Mne- monic	Op Code	Mne- monic
		47	
04 05	SPM BALR	47	BC LH
06	BCTR	49	CH
07	BCR	4A	AH
08	SSK	4B	SH
09	ISK	4C	MH
OA	SVC	4D	BAS
OD	BASR	4E	CVD
OE	MVCL	4F	CVB
OF	CLCL	50	ST
10	LPR	54	N
11	LNR	55	CL
12	LTR	56	0
13	LCR	57	X
14	NR	58	Line
15	CLR	59	C
16	OR	5A	Α
17	XR	5B	S
18	LR	5C	М
19	CR	5D	D
1A	AR	5E	AL
1B	SR	5F	SL
1C	MR	60	STD
1D	DR	68	MXD
1E	ALR SLR	69	LD CD
1F 20	LPDR	6A	AD
21	LNDR	6B	SD
22	LTDR	6C	MD
23	LCDR	6D	DD
24	HDR	6E	AW
25	LRDR	6F	SW
26	MXR	70	STE
27	MXDR	78	LE
28	LDR	79	CE
29	CDR	7A	AE
2A	ADR	7B	SE
2B	SDR	7C	ME
2C	MDR	7D	DE
2D	DDR	7E	AU
2E	AWR	7F	SU
2F	SWR	80	SSM
30	LPER	82.	LPSW
31	LNER	83	Diagnose
32	LTER	84	WRD
33	LCER	85	RDD
34	HER	86	BXH
35 36	LRER	87	BXLE
	AXR	88	SRL
37	SXR	89	SLL
38 39	LER	8A	SRA
39 3A	CER AER	8B 8C	SLA
3A 3B	SER	THE STREET STREET	
3C	MER	8D 8E	SLDL
3D	DER	8F	SLDA
3E	AUR	90	STM
3F	SUR	91	TM
40	STH	92	MVI
41	LA	93	TS
42	STC	94	NI
43	IC	95	CLI
44	EX	96	OI
45			
45	BAL	97	XI

Op Code	Mne- monic
9000	SIO
9C01	SIOF
9C02	RIO
9D00	TIO
9D01	CLRIO
9E00	HIO
9E01	HDV
9F00	TCH
9F01	CLRCH
A400	VAE
A401	VSE
A402	VME
A403	VDE
A404	VMAE
A405	VMSE
A406	VMCE
A407	VACE
A408	VCE
A409	VL
A409	VLE
A40A	VLM
A40A	VLME
A40B	VLY
A40B	VLYE
A40D	VST
A40D	VSTE
A40E	VSTM
A40E	VSTME
A40F	VSTK
A40F	VSTKE
A410	VAD
A411	VSD
A412	VMD
A413	VDD
A414	VMAD
A415	VMSD
A416	VMCD
A417	VACD
A418	VCD
A419	VLD
A41A	VLMD
A41B	VLYD
A41D	VSTD
A41E	VSTM
A41F	VSTKD
A420	VA
A421	VS
A422	VM
A424	VN
A425	VO
A426	VX
A428	VC
A429	VLH
A42A	VLINT
A42D	VSTH
A480	VAES
A481	VSES
A482	VMES
A483	VDES
A484	VMAES
A485	VMSES
A488	VCES
A490	VADS

A491

A492

VSDS

VMDS

MACHINE INSTRUCTIONS (Cont'd) By Operation Code (Cont'd)

, ,			193
Op Code	Mne- monic	Op Code	Mne- monic
A493	VDDS	A598	VCDQ
A494	VMADS	A599	VLDQ
A495	VMSDS	A59A	VLMDQ
A498	VCDS	A5A0	VAQ
A4A0 A4A1	VAS VSS	A5A1	VSQ
A4A2	VMS	A5A2 A5A4	VMQ
A4A4	VNS	A5A5	VOQ
A4A5	vos	A5A6	VXQ
A4A6	VXS	A5A8	vca
A4A8	VCS	A5A9	VLQ
A500	VAER	A5AA	VLMQ
A501	VSER	A600	VMXSE
A502	VMER	A601	VMNSE
A503	VDER	A602	VMXAE
A506	VMCER	A608	VLELE
A507	VACER	A609	VXELE
A508	VCER VLER	A610	VMXSD
A509 A509	VLER	A611 A612	VMNSD VMXAD
A50A	VLMER	A618	VLELD
A50A	VLMR	A619	VXELD
A50B	VLZER	A61A	VSPSD
A50B	VLZR	A61B	VZPSD
A510	VADR	A628	VLEL
A511	VSDR	A629	VXEL
A512	VMDR	A640	VTVM
A513	VDDR	A641	VCVM
A516	VMCDR	A642	VCZVM
A517	VACDR	A643	VCOVM
A518	VCDR	A644	VXVC
A519 A51A	VLDR VLMDR	A645 A646	VLVCU
A51B	VLZDR	A648	VRRS
A520	VAR	A649	VRSVC
A521	VSR	A64A	VRSV
A522	VMR	A680	VLVM
A524	VNR	A681	VLCVM
A525	VOR	A682	VSTVM
A526	VXR	A684	VNVM
A528	VCR	A685	VOVM
A540	VLPER	A686	VXVM
A541	VLNER	A6C0	VSRSV
A542 A550	VLCER	A6C1 A6C2	VMRSV VSRRS
A551	VLNDR	A6C3	VMRRS
A552	VLCDR	A6C4	VLVCA
A560	VLPR	A6C5	VRCL
A561	VLNR	A6C6	VSVMM
A562	VLCR	A6C8	VSTVP
A580	VAEQ	A6CA	VACSV
A581	VSEQ	A6CB	VACRS
A582	VMEQ	AC	STNSM
A583	VDEQ	AD	STOSM
A584	VMAEQ	AE	SIGP
A585	VMSEQ	AF B1	MC LRA
A588 A589	VCEQ	B1 B200	CONCS
A589 A58A	VLEQ	B200 B201	DISCS
A590	VADQ	B201	STIDP
A591	VSDQ	B203	STIDC
A592	VMDQ	B204	SCK
A593	VDDQ	B205	STCK
A594	VMADQ	B206	SCKC
A595	VMSDQ	B207	STCKC

2 ***	resumbed
Op Code	Mne- monic
B208	SPT
B209	STPT
B20A	SPKA
B20B	IPK
B20D	PTLB
B210	SPX
B211	STPX STAP
B212 B213	RRB
B218	PC
B219	SAC
B221	IPTE
B223	IVSK
B224	IAC
B225	SSAR
B226 B227	EPAR
B227 B228	ESAR PT
B229	ISKE
B22A	RRBE
B22B	SSKE
B22C	ТВ
B6	STCTL
B7	LCTL
BA	CS
BB BD	CDS
BE	STCM
BF	ICM
D1	MVN
D2	MVC
D3	MVZ
D4	NC
D5	CLC
D6 D7	OC XC
D9	MVCK
DA	MVCP
DB	MVCS
DC	TR
DD	TRT
DE	ED
DF	EDMK
E400	VLI
E400 E401	VLIE
E401	VSTIE
E410	VLID
E411	VSTID
E424	VSRL
E425	VSLL
E428	VLBIX
E500	LASP
E501 E8	TPROT
FO FO	SRP
F1	MVO
F2	PACK
F3	UNPK
F8	ZAP
F9	СР
FA	AP

FB

FC

SP

MP

DP

CONDITION CODES

Condition Code →	0	1	2	3
Mask Bit Value →	8	4	2	1
Binary and Logical Instructions (See Note)	Sleam NOON	SSEA	1000	Seed .
Add	Zero	< Zero	> Zero	Overflow
Add Halfword	Zero	< Zero	> Zero	Overflow
Add Logical	Zero, no carry	Not zero, no carry	Zero, carry	Not zero, carry
AND	Zero	Not zero	SMV	
Compare	Equal	First op low	First op high	AAAG
Compare and Swap	Equal	Not equal	- ASA	2000
Compare Double and Swap	Equal	Not equal	SHINN	ABUZ A
Compare Halfword	Equal	First op low	First op high	-108A
Compare Logical	Equal	First op low	First op high	- ATG (A -
Compare Logical Characters under Mask	Equal, or mask is zero	First op low	First op high	ADSA
Compare Logical Long	Equal, or lengths both = 0	First op low	First op high	ASSA SASA SASTO
Exclusive OR	Zero	Not zero	VSORV	
Insert Characters under Mask	All zero, or mask is zero	Leftmost bit = 1	Not zero, but with leftmost bit = 0	-010A B 3A Y 3A Y 3A
Load and Test	Zero	< Zero	> Zero	_818A
Load Complement	Zero	< Zero	> Zero	Overflow
Load Negative	Zero	< Zero	TAIN BAY	TORRA I
Load Positive	Zero	DRSA	> Zero	Overflow
Move Long	Operand lengths equal	First op shorter	First op longer	Overlap
OR	Zero	Not zero	44 Brux	YELLOA
Shift Left Double	Zero	< Zero	> Zero	Overflow
Shift Left Single	Zero	< Zero	> Zero	Overflow
Shift Right Double	Zero	< Zero	> Zero	ASSI
Shift Right Single	Zero	< Zero	> Zero	8860 A860
Subtract	Zero	< Zero	> Zero	Overflow
Subtract Halfword	Zero	< Zero	> Zero	Overflow
Subtract Logical	- BRUSE - MEOTE	Not zero, no carrry	Zero,	Not zero carry
Test and Set	Leftmost bit zero	Leftmost bit one	Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z	75 A
Test under Mask	All zeros, or mask is zero	Mixed 0's and 1's	VCEQ VLMEQ VLMEQ VADO	All ones
Translate and Test	All zeros	Not zero, scan incomplete	Not zero, scan complete	TEBA SEBA SEBA

CONDITION CODES (Cont'd)

Condition Code →	0	1	2	3
Mask Bit Value →	8	4	2	1
Decimal Instructions			8000000	STURBING STORY
Add Decimal	Zero	< Zero	> Zero	Overflow
Compare Decimal	Equal	First op low	First op high	
Edit	Zero	< Zero	> Zero	- Sout Chester
Edit and Mark	Zero	< Zero	> Zero	
Shift and Round Decimal	Zero	< Zero	> Zero	Overflow
Subtract Decimal	Zero	< Zero	> Zero	Overflow
Zero and Add	Zero	< Zero	> Zero	Overflow
Floating-Point Instructions (See Note)	Commercial to other	oro reliave planeare researched	arcoitour ins ten	tent lestos: and resence
Add Normalized	Zero	< Zero	> Zero	
Add Unnormalized	Zero	< Zero	> Zero	
Compare	Equal	First op low	First op high	D_toensoonii Not oper
Load and Test	Zero	< Zero	> Zero	neart Address
Load Complement	Zero	< Zero	> Zero	MAL OF SE
Load Negative	Zero	< Zero		_31elument
Load Positive	Zero	C2/ sole	> Zero	<u>~ ~ oper</u>
Subtract Normalized	Zero	< Zero	> Zero	3V89.bso
Subtract Unnormalized	Zero	< Zero	> Zero	oA is off, had.
General Instructions	Sulvation of	CSW sto-su	Busy	Not oper
Count Left Zeros in VMR	Active bits all zeros	Active bits 0's and 1's	2-1-1 178	Active bits all ones
Count Ones in VMR	Active bits all zeros	Active bits 0's and 1's	Btos	Active bits all ones
Load Bit Index	VCT = 0 and bit count = 0	VCT = 0 and bit count < 0	VCT = section size and bit count > 0	VCT > 0 and bit count not > 0
Load VCT and Update	VCT = 0 and new count = 0	VCT = 0 and new count < 0	VCT = section size and new count > 0	VCT > 0 and new count = 0
oad VCT from Address	VCT = 0 and eff addr = 0	VCT = 0 and eff addr < 0	VCT = section size and eff addr > section size	VCT > 0 and eff addr ≤ section size
Restore VR	VR14-VR15 examined and not loaded	VRO-VR13 examined and not loaded	VR14-VR15 loaded	VR0-VR13 loaded

Note: Vector instructions with floating-point operands do not set the condition code.

CONDITION CODES (Cont'd)

Condition Code →	0	1	2	3
Mask Bit Value →	8	4	2	1
General Instructions (Continued)			Englishmen	417 IS 124
Save VR	VR14-VR15 examined and not stored	VR0-VR13 examined and not stored	VR14-VR15 stored	VR0-VR13 stored
Store Clock	Set state	Not-set state	Error state	Stopped state or not oper
Test VMR	Active bits all zeros	Active bits 0's and 1's	Tamasa un	Active bits all ones
Control Instructions		THE RESERVE	9-	/ ***
Connect Channel Set	Successful	Connected to other CPU	Figure 10	Not oper
Diagnose	See Note	See Note	See Note	See Note
Disconnect Channel Set	Successful	Connected to other CPU	A STATE OF	Not oper
Insert Address Space Control	Zero	One		end pure that
Load Address Space Parameters	Parameters loaded	Primary not available	Secondary not auth- orized or not available	Space- switch event
Load PSW	See Note	See Note	See Note	See Note
Load Real Address	Translation available	Segment- table entry invalid	Page- table entry invalid	Table length exceeded
Move to Primary	Length ≤ 256	TITE ettel	Francisco	Length > 256
Move to Secondary	Length ≤ 256	SOANG 2	MAY	Length > 256
Move with Key	Length ≤ 256	- 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	5-Term	Length > 256
Reset Reference Bit	Ref = 0, Chg = 0	Ref = 0, Chg = 1	Ref = 1, Chg = 0	Ref = 1, Chg = 1
Reset Reference Bit Extended	Ref = 0, Chg = 0	Ref = 0, Chg = 1	Ref = 1, Chg = 0	Ref = 1, Chg = 1

Note: For Diagnose, the resulting condition code is model-dependent. For Load PSW, the condition code is loaded from a field of the second operand (the new PSW's condition code field).

CONDITION CODES (Cont'd)

Condition Code →	0	1	2	3
Mask Bit Value →	8	4	2	1
Control Instructions (Continued)	Terrison Seri			DIN TO
Save Changed VR	VR14-VR15 examined and not stored	VR0-VR13 examined and not stored	VR14-VR15 stored	VR0-VR13 stored
Set Clock	Set	Secure		Not oper
Signal Processor	Accepted	Status stored	Busy	Not oper
Test Block	Usable	Unusable	1-	
Test Protection	Fetch and store allowed	Fetch allowed; no store allowed	No fetch or store allowed	Translation not available
Input/Output Instructions	decade visit		3 2018	
Clear Channel	Reset signaled		Channel busy	Not oper
Clear I/O	No oper- ation in progress	CSW stored	Channel busy	Not oper
Halt Device	Busy or interruption pending	CSW stored	Channel working	Not oper
Halt I/O	Interruption pending	CSW stored	Burst op stopped	Not oper
Resume I/O	Successful	2-61		Not oper
Start I/O	Successful	CSW stored	Busy	Not oper
Start I/O Fast Release	Successful	CSW stored	Busy	Not oper
Stored Channel ID	Chan ID stored	CSW stored	Busy	Not oper
Test Channel	Available	Interruption pending	Working in burst mode	Not oper
Test I/O	Available	CSW stored	Busy	Not oper

ASSEMBLER INSTRUCTIONS

Function	Mnemonic	Meaning
Data definition	DC	Define constant
	DS	Define storage
	CCW	Define channel command word
	CCW0**	Define format-0 channel command word
	CCW1**	Define format-1 channel command word
Program	START	Start assembly
sectioning	LOCTR**	Specify multiple location counters
and linking	CSECT	Identify control section
	DSECT	Identify dummy section
	DXD*	Define external dummy section
	CXD*	Cumulative length of external dummy section
	СОМ	Identify blank common control section
	AMODE**	Specify addressing mode
	RMODE**	Specify residence mode
	ENTRY	Identify entry-point symbol
	EXTRN	Identify external symbol
	WXTRN	Identify weak external symbol
Base register	USING	Use base address register
assignment	DROP	Drop base address register
Control of listings	TITLE	Identify assembly output
Control of listings	EJECT	Start new page
	SPACE	Space listing
	PRINT	Print optional data
Program Control	ICTL	Input format control
Frogram Control	ISEQ	
	PUNCH	Input sequence checking Punch a card
	REPRO	Reproduce following card
	ORG	Set location counter
	EQU	Equate symbol
	OPSYN*	Equate operation code
	PUSH*	Save current PRINT or USING status
	POP*	Restore PRINT or USING status
	LTORG	Begin literal pool
	CNOP	Conditional no operation
	COPY	Copy predefined source coding
	END	End assembly
Macro definition	MACRO	Macro definition header
wacro deminion	MEXIT	Macro definition exit
	MEND	Macro definition trailer
	AREAD**	Assign card to SETC symbol
Conditional	ACTR	
assembly	AGO	Conditional assembly loop counter Unconditional branch
assembly	AGO	Conditional branch
	ANOP GBLA	Assembly no operation
		Define global SETA symbol
	GBLB GBLC	Define global SETB symbol Define global SETC symbol
	LCLA	
	LCLA	Define local SETA symbol Define local SETB symbol
	LCLC	Define local SETC symbol
	MNOTE	Generate error message
	MHELP**	Trace macro flow
	SETA	Set arithmetic variable symbol
	SETB	Set binary variable symbol
	SETC	Set character variable symbol

Source: GC33-4010 for the OS/VS, VM/370, and DOS/VSE Assembler, and GC26-4037 for Assembler H Version 2.

EXTENDED MNEMONIC INSTRUCTIONS

Use	Extended Mne- monic* (RX or RR)	Meaning	Machine Instr.* (RX or RR)
General	B or BR NOP or NOPR	Unconditional Branch No Operation	BC or BCR 15, BC or BCR 0,
After Compare Instructions (A:B)	BH or BHR BL or BLR BE or BER BNH or BNHR BNL or BNLR BNE or BNER	Branch on A High Branch on A Low Branch on A Equal B Branch on A Not High Branch on A Not Low Branch on A Not Equal B	BC or BCR 2, BC or BCR 4, BC or BCR 8, BC or BCR 13, BC or BCR 11, BC or BCR 7,
After Arithmetic Instructions	BP or BPR BM or BMR BZ or BZR BO or BOR BNP or BNPR BNM or BNMR BNZ or BNZR BNO or BNOR	Branch on Plus Branch on Minus Branch on Zero Branch on Overflow Branch on Not Plus Branch on Not Minus Branch on Not Zero Branch on No Overflow	BC or BCR 2, BC or BCR 4, BC or BCR 8, BC or BCR 1, BC or BCR 13, BC or BCR 11, BC or BCR 11, BC or BCR 17,
After Test under Mask Instruction	BO or BOR BM or BMR BZ or BZR BNO or BNOR BNM or BNMR BNZ or BNZR	Branch if Ones Branch if Mixed Branch if Zeros Branch if Not Ones Branch if Not Mixed Branch if Not Zeros	BC or BCR 1, BC or BCR 4, BC or BCR 8, BC or BCR 14, BC or BCR 11, BC or BCR 7,

Source: GC33-4010 for the OS/VS, VM/370, and DOS/VSE Assembler, and GC26-4037 for Assembler H Version 2.

CNOP ALIGNMENT

3,460,000 3879	e St. Bacana	DOUBL	EWORD			EBTICA
WOI	RD		20000 900	WO	RD	10000
HALFWORD	HALFV	VORD	HALF	WORD	HALI	WORD
BYTE BYTE	BYTE	BYTE	BYTE	BYTE	BYTE	BYTE
1	1		1		1	1 1 1 1 T
0,4	2,4		0,4		2,4	
0,8	2,8		4,8		6,8	

Source: GC33-4010 for the OS/VS, VM/370, and DOS/VSE Assembler, and GC26-4037 for Assembler H Version 2.

SUMMARY OF CONSTANTS

Туре	Implied Length, Bytes	Alignment	Format	Trunca- tion/ Padding
С	_	byte	characters	right
X	The second second	byte	hexadecimal digits	left
В	_	byte	binary digits	left
F	4	word	fixed-point binary	left
Н	2	halfword	fixed-point binary	left
E	4	word	short floating-point	right
D	8	doubleword	long floating-point	right
L	16	doubleword	extended floating-point	right
P	9-6-6-6	byte	packed decimal	left
Z	-8816	byte	zoned decimal	left
A	4	word	value of address	left
Y	2	halfword	value of address	left
S	2	halfword	address in base-displacement form	
V	4	word	externally defined address value	left
Q*	4	word	symbol naming a DXD or DSECT	left

Source: GC33-4010 for the OS/VS, VM/370, and DOS/VSE Assembler, and GC26-4037 for Assembler H Version 2.

^{*}Not for use with the DOS/VSE Assembler.

^{**}Assembler H Version 2 only.

^{*}Second operand, not shown, is $D_2(X_2,B_2)$ for RX format and R_2 for RR format.

^{*}Not for use with the DOS/VSE Assembler.

FIXED STORAGE LOCATIONS

Area, dec.	Addr type	Hex addr	EC only	Function
0- 7	Α	0		Initial-program-loading PSW
0- 7	R	0		Restart new PSW
8- 15	Α	8		Initial-program-loading CCW1
8- 15	R	8		Restart old PSW
16- 23	A	10		Initial-program-loading CCW2
24- 31	R	18		External old PSW
32- 39	R	20	Market 1	Supervisor-call old PSW
40- 47	R	28		Program old PSW
48- 55	R	30		Machine-check old PSW
56- 63	R	38		Input/output old PSW
64- 71	R	40		Channel-status word (see diagram)
72- 75	R	48		Channel-address word (see diagram)
80- 83	R	50		Interval timer
84- 87	L	54		Trace-table designation (0 control, 8-31 address)
88- 95	R	58	100	External new PSW
96-103	R	60	i Henry	Supervisor-call new PSW
104-111		68	55504	Program new PSW
112-119	R	70		Machine-check new PSW
20-127	R	78		Input/output new PSW
128-131	R	80	1000	External-interruption parameter for service signal
132-133	n	84	Sance	CPU address associated with external interruption, or
122 122	R	84	X	unchanged
132-133	n	04	^	CPU address associated with external interruption, or zeros
134-135	R	86	X	External-interruption code (see table)
36-139	R	88	x	
30-133	- 11	00	^	SVC interruption (0-12 zeros, 13-14 ILC, 15:0, 16-31 code)
40-143	R	8C	x	
40-143	n	80	^	Program interruption (0-12 zeros, 13-14 ILC, 15:0, 16-31 code)
44-147	R	90	X	Translation-exception ID (see table)
48-149	R	94	^	Monitor class (0-7 zeros, 8-15 class number)
50-151	R	96	X	PER code (0-3 code, 4-15 zeros)
52-155	R	98	X	PER address (0-7 zeros, 8-31 address)
56-159	R	9C		Monitor code (0-7 zeros, 8-31 code)
68-171	R	A8		Channel ID (0-3 type, 4-15 model, 16-31 max. IOEL
1000				length)
72-175	R	AC	100	I/O-extended-logout address (0-7 unused, 8-31
				address)
76-179	R	во		Limited channel logout (see diagram)
85	R	В9	X	Measurement byte (0-1 delay, 2-4 count, 5-7 zeros)
86-187	R	BA	X	I/O address
16-223	A	D8		Store-status CPU-timer save area
16-223	R	D8	480	Machine-check CPU-timer save area
24-231	A	EO	GEL	Store-status clock-comparator save area
24-231	R	EO		Machine-check clock-comparator save area
32-239	R	E8		Machine-check-interruption code (see diagram)
44-247	R	F4		External-damage code (see diagram)
48-251	R	F8		Failing-storage address (0-5 zeros, 6-31 address)
252-255	R	FC		Region code*
56-263	A	100		Store-status PSW save area
56-351	R	100		Fixed-logout area*
64-267	A	108		Store-status prefix save area
68-271	A	10C	1	Store-status model-dependent save area*
352-383	A	160		Store-status floating-point-register save area
352-383	R	160	-	Machine-check floating-point-register save area
84-447	A	180	No. 25	Store-status general-register save area
84-447	R	180	657	Machine-check general-register save area
48-511	A	1C0	2 000	Store-status control-register save area
48-511	R	1C0		Machine-check control-register save area
95	L	31B		CPU identity for DAS tracing
-	-13		10-11/12	,

A = Absolute address L = Logical address

CONTROL REGISTERS

CR	Bits	Name of field	Associated with	Init
0	0	Block-multiplexing control	Block-multiplexing	0
	1	SSM-suppression control	SSM instruction	0
	2	TOD-clock-sync control	Multiprocessing	0
	3	Low-addr-protection control	Low-address protection	0
	4	Extraction-authority control	Dual address space	0
	5	Secondary-space control		0
	7	Storage-key exception control	Storage key 4K byte block	0
	8-12	Translation format	Dynamic address trans	0
	14	Vector control	Vector facility	0
	16	Malfunc-alert subclass mask		0
	17	Emergency-signal subcl mask		0
	18	External-call subclass mask	Multiprocessing	0
	19	TOD-clk sync-chk subcl mask		0
	20	Clk-comparator subclass mask	Clock comparator	0
	21	CPU-timer subclass mask	CPU timer	0
	22	Service-signal subclass mask	Service signal	0
	24	Interval-timer subclass mask	Interval timer	1
	25	Interrupt-key subclass mask		1
			Interrupt key	1
	26	External signal subcl mask	External signal	-
1	0-7	Primary segment-table length	Dynamic address trans	0
	8-25	Primary segment-table origin	河南南村 第二百分 地名日本美国日本	0
	31	Space-switch-event control	Dual address space	0
2	0-31	Channel masks	Channels	1
3	0-15	PSW-key mask	Dual address space	0
	16-31	Secondary ASN	Dual address space	0
4	0-15	Authorization index	UVY SULA I SUBARI	0
-	16-31	Primary ASN	Dual address space	0
	-		THE RESERVE OF THE PARTY OF THE	
5	0	Subsystem-linkage control	Hedwick Till a lessen i	0
	8-24	Linkage-table origin	Dual address space	0
	25-31	Linkage-table length	T to the	0
7	0-7	Secondary segment-table length	Dual address space	0
	8-25	Secondary segment-table origin	Duai address space	0
8	16-31	Monitor masks	MC instruction	0
9	0	Successful-branching-event mask		0
	1	Instruction-fetching-event mask		0
	2	Storage-alteration-event mask	Program-event recording	0
	3	GR-alteration-event mask	, I rogium event recording	0
	16-31	PER general-register masks		0
0	8-31	PER starting address	Program-event recording	0
1	8-31	PER ending address	Program-event recording	0
4	0	Check-stop control	r ogram event recording	1
	1 1	Synch. MCEL control	Machine-check handling	1
	3	I/O-extended-logout control	I/O extended logout	0
	4		170 extended logout	
	5	Recovery subclass mask		0
	6	Degradation subclass mask		0
	7	External damage subclass mask	Machine-check handling	1
		Warning subclass mask		0
	8	Asynch. MCEL control		0
	9	Asynch. fixed-log control		0
	12	ASN-translation control	Dual address space	0
	20-31	ASN-first-table origin	Dual address space	0
15	8-28	MCEL address	Machine-check handling	51

^{*}Value after initial CPU reset.

VECTOR-STATUS REGISTER

0000 0000	0000 000 M VC	T VI	X VIU	VCH
0	1516	32	48	56 63

^{15 (}M) Vector-mask-mode bit

R = Real address


^{*}May vary among models; see System Library manuals for specific model.

^{16-31 (}VCT) Vector count

^{32-47 (}VIX) Vector interruption index 48-55 (VIU) Vector in-use bits

^{56-63 (}VCH) Vector change bits


PROGRAM-STATUS WORD (EC Mode)



	NO. 100 Per 10	NO MALE PARTY AND A STREET OF THE PARTY AND
32	40	

- 1 (R) Program-event-recording mask
- -5 (T = 1) DAT mode
- 6 (I) Input/output mask
- 7 (E) External mask
- 12 (C = 1) Extended-control mode
- 13 (M) Machine-check mask
- 14 (W = 1) Wait state
- 15 (P = 1) Problem state
- 16 (S = 1) Secondary-space mode
- 18-19 (CC) Condition code
- 20 Fixed-point-overflow mask
- 21 Decimal-overflow mask
- 22 Exponent-underflow mask
- 23 Significance mask

PROGRAM-STATUS WORD (BC Mode)



ILC	СС	Program mask	Instruction address	
32 3	14	36 40	PEN describe See Anthony production and party	6

- 0.5 Channel 0 to 5 masks
- 6 Mask for channel 6 and up
- 7 (E) External mask
- 12 (C = 0) Basic-control mode
- 13 (M) Machine-check mask
- 14 (W = 1) Wait state
- 15 (P = 1) Problem state
- 32-33 (ILC) Instruction-length code
- 34-35 (CC) Condition code
- 36 Fixed-point-overflow mask
- 37 Decimal-overflow mask 38 Exponent-underflow mask
- 39 Significance mask

EXTERNAL-INTERRUPTION CODES

For EC mode, at real storage address 134-135 (hex 86-87) For BC mode, at real storage address 26-27 (hex 1A-1B)

Code (binary)		Condition	Code (binary)		Condition	
00000000	1eeceeee	Interval timer	00010010	00000000	Malfunction alert	
00000000	e1eeeeee	Interrupt key	00010010	00000001	Emergency signal	
00000000	ee1eeeee	External sig 2	00010010	00000010	External call	
00000000	eee1eeee	External sig 3	00010000	00000011	TOD-clock-sync check	
00000000	eeee1eee	External sig 4	00010000	00000100	Clock comparator	
00000000	eeeee1ee	External sig 5	00010000	00000101	CPU timer	
00000000	eeeeee1e	External sig 6	00100100	00000001	Service signal	
00000000	eeeeeee1	External sig 7				

e- if 1, the bit indicates a concurrent external interruption condition.

PROGRAM-INTERRUPTION CODES

63

For EC mode, at real storage address 142-143 (hex 8E-8F) For BC mode, at real storage address 42-43 (hex 2A-2B)

Code	The second secon			
(hex)	Condition			
0001	Operation exception	552	5128	8115 8 12
0002	Privileged-operation exception			
0003	Execute exception			
0004	Protection exception			
0005	Addressing exception			
0006	Specification exception			
0007	Data exception			
nn08*	Fixed-point overflow exception			
0009	Fixed-point divide exception			
000A	Decimal-overflow exception			
000B	Decimal-divide exception			
nn0C*	Exponent-overflow exception			
nnOD*	Exponent-underflow exception			
nn0E*	Significance exception			
nnOF*	Floating-point divide exception			
0010	Segment-translation exception			
0011	Page-translation exception			
0012	Translation-specification exception			
0013	Special-operation exception			
0017	ASN-translation specification exception			
0019	Vector-operation exception			
001C	Space-switch event			
nn1E*	Unnormalized-operand exception			
001F	PC-translation specification exception			
0020	AFX-translation exception			
0021	ASX-translation exception			
0022	LX-translation exception			
0023	EX-translation exception			
0024	Primary-authority exception			
0025	Secondary-authority exception			
0040	Monitor event			
0080	PER event (code may be combined with	n anothor	r andal	

^{*}Use the Exception-Extension Code table below for bits 0-7 (nn) of the programinterruption code.

EXCEPTION-EXTENSION CODE



0		7

Meaning 0(a) Arithmetic-partial-completion bit

O Completion or suppression of instruction and bits 1-7 of the exception-extension code are also zero

Partial completion of vector instruction

Arithmetic-result location 1(v)

- O Scalar register
- 1 Vector register
- 2-3(ww) Arithmetic-result width
 - 01 4-byte result
 - 10 8-byte result
- 4-7(rrrr) Register number of result designated by the interrupted instruction

DYNAMIC ADDRESS TRANSLATION

Dynamic-Address-Translation Format

				Virtual -Addre	ss Fields	
Cntl Reg 0 Bits 8 - 12	Segment Size	Page Size	ADDRESS.	Segment Index	Page Index	Byte
0 1 0 0 0	64K	2K	[Bits]	8-15	16-20	21-31
01010	1M	2K	0-7	8-11	12-20	21-31
10000	64K	4K	are	8-15	16-19	20-31
10010	1M	4K	ignored	8-11	12:19	20-31

Any other combination of bits 8-12 of control register 0 is invalid for translation. 1M-byte segments are not provided on some models; 2K-byte pages are not provided on some models.

Segment-Table Entry

PT length	0000*		Page-table origin	Р	C	1
0	4	8	activities at the consultation of the	29	30	31

^{29 (}P) Segment-protection bit.

Page-Table Entry (4K)

Page-frame real addre	ess I	EA	M
0	12	13	15

12 (I) Page- invalid bit

13-14 (EA) Extended-address bits

Page-Table Entry (2K)

Page-frame real address	1	0	M
	13	14	15

13 (I) Page-invalid bit


TRANSLATION-EXCEPTION IDENTIFICATION

At real storage location 144-147 (hex 90-93)


Interruption Code	Format of the Information Stored
0010 (4K pg)	O secondary address, 1-7 zeros, 8-19 address, 20-31 unpredictable
0010 (2K pg)	O secondary address, 1-7 zeros, 8-20 address, 21-31 unpredictable
0011 (4K pg)	O secondary address, 1-7 zeros, 8-19 address, 20-31 unpredictable
0011 (2K pg)	O secondary address, 1-7 zeros, 8-20 address, 21-31 unpredictable
001C	0 old space-switch-event control, 1-15 zeros, 16-31 old PASN
0020	0-15 zeros, 16-31 address-space number
0021	0-15 zeros, 16-31 address-space number
0022	0-11 zeros, 12-31 program-call number
0023	0-11 zeros, 12-31 program call number
0024	0-15 zeros, 16-31 address-space number
0025	0-15 zeros, 16-31 address-space number

DUAL-ADDRESS-SPACE CONTROL

Program-Call Number




Linkage-Table Entry



0 (I) LX-invalid bit

26-31 (ETL) Entry-table length

Entry-Table Entry



DANS - B	Entry parameter	Entry key mask		
64	ESTABLE CALCASE TO BE	96	112	127

63(P) Entry problem state

ASN-First-Table Entry

ı	000 0000	ASN-sectable original	1 0000
0	1	8	28 31

0 (I) AFX-invalid bit

ASN-Second-Table Entry

, 0000	table origin	00	index	table length	0000
	0000	table origin	0 0000 Authority- table origin 00		table origin index table length

STL	Segment- table origin	X	٧	000 0000	Linkage- table origin	LTL
4	72	90 95	96	97 1	104	121 12

0 (I) ASX-invalid bit

64-71 (STL) Segment-table length

95 (X) Space-switch-event bit

96 (V) Subsystem-linkage control 121-127 (LTL) Linkage-table length

A SERVICE A SELECT THE PROPERTY AND ASSESSMENT OF THE PERSON OF THE PERS

Trace-Table-Entry Header

Current-entry	First-entry	Last-entry
control	control	control
3	2 6	4


^{30 (}C) Common-segment bit

^{31 (}I) Segment-invalid bit

^{*}Normally zeros; ignored on some models.

MACHINE-CHECK INTERRUPTION CODE

At real storage address 232-239 (hex E8-EF)



I E	O A	00000000000	C	C	MCEL Length	11.3
32	34		46	48		63

Bit	Meaning	
0	(SD) System damage	
1	(PD) Instruction-processing damage	
2	(SR) System recovery	
3	(TD) Interval-timer damage	
4	(CD) Timing-facility damage	
5	(ED) External damage	
6	(VF) Vector-facility failure	
7	(DG) Degradation	
8	(W) Warning	
10	(SP) Service-processor damage	
13	(VS) Vector facility source	

16	(SE) Storage error uncorrected
17	(SC) Storage error corrected
18	(KE) Storage-key error uncorrected

(B) Backed up (D) Delayed

14

15

19 (DS) Storage degradation (WP) PSW-CMWP validity 20 21 (MS) PSW mask and key validity

22 (PM) PSW program-mask and condition-code validity

23 (IA) PSW-instruction-address validity 24 (FA) Failing-storage-address validity


25 (RC) Region-code validity 26 (EC) External-damage-code validity 27 (FP) Floating-point-register validity 28 (GR) General-register validity

(CR) Control-register validity 20 30 (LG) Logout validity 31 (ST) Storage logical validity 32 (IE) Indirect storage error 34 (DA) Delayed access exception (CT) CPU-timer validity 46 47 (CC) Clock-comparator validity

48-63 Machine-check-extended-logout (MCEL) length

EXTERNAL-DAMAGE CODE

At real storage address 244-247 (hex F4-F7)



Bit Meaning

2 (ES) External secondary report 3


(CN) Channel not operational (CC) Channel-control failure

(ST) I/O-instruction timeout (TT) I/O-interruption timeout

(XN) Expanded storage not operational (XF) Expanded storage control failure


CHANNEL-ADDRESS WORD

At real storage address 72-75 (hex 48-4B)



4 (S) Suspend-control bit

CHANNEL-COMMAND WORD





CD - bit 32 (80) causes use of data-address portion of next CCW.


CC - bit 33 (40) causes use of command code and data address of next CCW.

SLI — bit 34 (20) causes suppression of possible incorrect-length indication. Skip - bit 35 (10) suppresses transfer of information to main storage.

PCI - bit 36 (08) causes a channel-program-controlled interruption. IDA - bit 37 (04) causes bits 8-31 of CCW to specify location of first IDAW. Suspend - bit 38 (02 causes suspension before execution of this CCW.

CHANNEL-STATUS WORD

At real storage address 64-71 (hex 40-47)



Unit status	Channel status	Byte cour	nt
32	40	48	63

4 Suspended (only in CSW stored by PCI)

5 Logout pending

6-7 Deferred condition code

32 (80) Attention

33 (40) Status modifier

34 (20) Control-unit end

35 (10) Busy

36 (08) Channel end

37 (04) Device end

38 (02) Unit check

39 (01) Unit exception

40 (80) Program-controlled interruption

41 (40) Incorrect length

42 (20) Program check

43 (10) Protection check 44 (08) Channel-data check


45 (04) Channel-control check 46 (02) Interface-control check

47 (01) Chaining check

48-63 Residual byte count for the last CCW used

LIMITED CHANNEL LOGOUT

At real storage address 176-179 (hex BO-BC)



4 CPU

5 Channel

6 Main-storage control

7 Main storage

8 CPU

9 Channel

10 Main-storage control

11 Main storage

12 Control unit

15 Full channel logout

16-18 Reserved (000)

19 Sequence code

20 Unit status

21 CCW address and key

22 Channel address

23 Device address

24-25 Type of termination

00 Interface disconnect

01 Stop, stack or normal

10 Selective reset

11 System reset

27 (I) Interface inoperative

28 (A) I/O-error alert

29-31 Sequence code

I/O COMMAND CODES

Standard Command-Code Assignments (CCW bits 0-7)

xxxx	0000	Invalid Command	mmmm	0100	Sense
mmmm	mm0 1	Write			- Basic Sense
mmmm	mm1 0	Read			- Sense ID
0000	0010	-Read IPL			Transfer in Channel
mmmm	mm1 1	Control			Read Backward
0000	0011	- Control No Operation	Francis	to the same at	SERVICE ANDRESS

x - Bit ignored

Standard Meanings of Bits of First Sense Byte

Bit	Designation	Bit	Designation
0	Command reject	4	Data check
1	Intervention required	5	Overrun
2	Bus-out check	6	(Device-dependent)
3	Equipment check	7	(Device-dependent)

Console Printer Channel Commands

Write, No Carrier Return	01	Sense	04
Write, Auto Carrier Return	09	Audible Alarm	OB
Read Inquiry	0A	No Operation	03

Card Reader and Card Punch Channel Commands

3504, 3505 Card Readers/3525 Card Punch (GA21-9124)

Channel Command	BI	nary	Bit Meanings		
Sense	0000	0100	SS	Stacker	
Feed, Select Stacker	5510	F011	00	1	
Read Only*	11D0	F010	01/10	2	
Diagnostic Read (invalid for 3504)	1101	0010		ARREST WATER TO SEE	
Read, Feed, Select Stacker*	SSDO	F010	F	Format Mode	
Write RCE Format*	0001	0001	0	Unformatted Formatted	
3504, 3505 only			Done.	Formatted	
Write OMR Format†	0011	0001	DO	Data Mode 1-EBCDIC	
3525 only			1	2-Card image	
Write, Feed, Select Stacker	SSDO	0001		- cara miago	
Print Line*	LLLL	L101	L (5-bit b	Line Position inary value)	

^{*}Special feature on 3525.

I/O COMMAND CODES (Cont'd)

Printer Channel Commande

COMMANDS VALID FOR ALL		IMPACT PRINTERS - ADDI
(Except 3800-3 when in Page Mo	de)	Printer Co
		1403-N1
No Operation	03	3203-1, -2
Space 1 Line Immediate	OB	3203.4
Space 2 Lines Immediate	13	3203.5
Space 3 Lines Immediate	18	3211
Block Data Check	73	4248 <3211 mode>
Allow Data Check	7B	3262-1, 11
Skip to Channel 1 Immediate Skip to Channel 2 Immediate	8B 93	3262-5 <3262-1 mode>
		4245-1
Skip to Channel 3 Immediate	9B	4245-12, -20
Skip to Channel 4 Immediate	A3	3262 5 <4248 mode>
Skip to Channel 5 Immediate	AB	4248 <native mode=""></native>
Skip to Channel 6 Immediate	В3	
Skip to Channel 7 Immediate	BB	Use column A, B, C, D, or E
Skip to Channel 8 Immediate	C3	Unfold
Skip to Channel 9 Immediate	СВ	Execute Order
Skip to Channel 10 Immediate	D3	Fold
Skip to Channel 11 Immediate	DB	Advance to End of Sheet
Skip to Channel 12 Immediate	E3	Load Forms Control Buffer
- A 5 (1) (1) (1) (1) (1) (1) (1) (1) (1) (1)		Raise Cover
Write Without Spacing	01	Signal Attention
Write and Space 1 Line	09	Skip to Channel 0 Immediate
Write and Space 2 Lines	11	Clear Printer
Write and Space 3 Lines	19	UCS Gate Load
Write and Skip to Channel 1	89	Load UCS Buffer and Fold
Write and Skip to Channel 2	91	Verify Band ID
Write and Skip to Channel 3	99	Load UCS Buffer (No Fold)
Write and Skip to Channel 4	A1	Verify Band ID
Write and Skip to Channel 5	A9	
Write and Skip to Channel 6	B1	Release CU and Device
Write and Skip to Channel 7	B9	Sense Intermediate Buffer
Write and Skip to Channel 8	C1 .	Release CU, Reserve Device
Write and Skip to Channel 9	C9	Heserve CU, Release Device
Write and Skip to Channel 10	D1	Reserve CU and Device
Write and Skip to Channel 11	· D9	Release Device
Write and Skip to Channel 12	E1	Heserve Device
	-1	Release CU
Basic Sense	04	Sense ID
3800 3 PAGE MODE COMMANE	os	Reserve CU
(See Note X)		Read Band ID
No Operation	03	Diagnostic Read PLB
Load Font Index	OF	Diagnostic Write
Load Font Control	1F	Diagnostic Check Read
Load Font	2F	Diagnostic Gate
Execute Order Any State	33	Diagnostic Read UCS Buffer
Load Font Equivalence	3F	Diagnostic Read FCB
Delete Font	4F	
Begin Page Segment	5F	X = Valid; . = Invalid; Blank
Delete Page Segment	6F	1 = No action occurs (except 3
Include Page Segment	7F	2 = No action occurs.
Execute Order Home State	8F	3 = No action occurs (except 4
Set Home State	97	4 = 3211 only (no action occur
Load Copy Control	9F	<3211 mode > and 320
Begin Page	AF	5 = Two channel switch feature
End Page	BF	6 = No action occurs (except 4
Load Page Description	CF	7 = 1403 N1 also uses comman
-30 D 000 Pt. O.	0,	, and it i also ases collillial

EF

OD

2D 3D

4D 5D

04

14

24

F4

lank = N A cept 3211).

Sense Error Log

Sense ID

cept 4248) occurs on 4248 nd 3203 4)

feature only. cept 4245). 1403 N1 also uses command codes 0D, 15, 1D,

8D, 95, 9D, A5, AD, B5, BD, C5, CD, D5, DD, 8 = 3211 and 4248 <3211 mode > only

ADDITIONAL COMMANDS Column

C

33

43 5B

63 □ 6B 6B

83 87 EB X 2 F3 X X . .

☐ FB FB

14 5 34 5

> 94 B4 5 D4 5 E4

F4 5

05 7

06 X

0/

- OA

12

- 0A 02 X X 6 2

Reference GA24-3312 GA33-1515 GA33-1515 GA33-1529 GA24-3543

GA24-3927 GA24-3733

GA24-3936

GA33-1541 GA33-1579 GA24-3936 GA24-3927 ABCDE

XXX

XXX

. 1 2 4 . 2

XXXX

X. XX

862

XX2

XX2

XXX

XX

3800-1, -3 - ADDITIONAL COMMANDS

(Except 3800-3 when in Page N	(lode; see Note Y)
End of Transmission	07
Mark Form	17
Load Copy Number	23
Execute Order Any State	33
Initialize Printer	37
Load Forms Overlay Seq Contr	ol 43
Select Translate Table 0	47
Load Writable Char Gen Modul	P 53
Select Translate Table 1	57
Load Forms Control Buffer	63
Select Translate Table 2	67
Select Translate Table 3	77
Load Translate Table	83
Clear Printer	87
Load Graphic Char Modification	n 25
Load Copy Modification	35
Sense Intermediate Buffer	14

3800-1 Reference: GA26-1635 3800-3 Reference: GA32-0050

Begin Overlay

Delete Overlay

Write Image Control

Load Page Position Basic Sense

Sense Error Log

Sense ID

Sense Intermediate Buffer

Write Text

Write Image

Write Factored Text Control

Note X: Other 3800-3 commands are rejected with command retry; the retry will succeed because Page Mode will have been reset.

Note Y: For 3800-3 only, the Set Home State (97) command will be rejected with command retry; the retry will succeed because Page Mode will have

24 E4

m - Modifier bit for specific type of I/O device

[†]Special feature.

I/O COMMAND CODES (Cont'd)

Direct Access Storage Devices

Use this chart to find the proper column in the DASD Channel Commands table and to find order numbers for DASD reference manuals. See DASD manuals for the restrictions and details of operations.

29 ES - 3, 10		C	ount/K	ey/Data	Devic	es		FE	BA	Single Laboration
Controller	2305	3330 3333	3340 3344	3350	3375	3380 -0-A	3380 -D-E	3310	3370	Controller Manual
DASD-A1								col6		GA26-1660
DASD-A4			col2					110000		GA33-1526
DASD-A6	Par e		col2					200100		GA33-1566
DASD-A7								5050 ba	col6	GA33-1539
DDA-30		col2						25315el		GA33-1510
DDA-40			col2				В	916(0)919		GA33-1506
IFA	Party 200	col2	col2					316 50		GA24-3632
ISC		col2	col2	col2				0.50-500		GA26-1620
ISC-SA		col2		col2						GA32-0036
2835	col1							1000		GA26-1589
3830-1	100	*col2						stabon		GA26-1592
3830-2		col2	col2	col2				e offense		GA26-1617
3830-3		col2		col2						GA32-0036
3880-1	100	col2	col2	col2	col4				col6	GA26-1661
3880-2		col2	col2	col2	col4	col4		400-0	col6	GA26-1661
3880-3	3.45					col4	col4	750		GA26-1661
3880-4	57				col4			S len	col6	GA26-1661
3880-11 (ND)	A 83	col2		col2				0.000		GA32-0061
3880-11 (PD)				col2				2 1600		GA32-0061
3880-11 (PP)				col3				3		GA32-0061
3880-13						col5		7 100		GA32-0067
3880-21 (PD)	2 15			col2				E tori		GA32-0081
3880-21 (PP)				col3				5 100		GA32-0081
3880-23	2 34					*col5	col5	- H-183		GA32-0083
Device	GA26	GA26	GA26	GA26	GA26	GA26	GA26	GA26	GA26	CONTRACTOR
Manual	1589	1615	1619	1638	1666	4193	4193	1660	1657	

DASD-A1 = 4321/4331/4361 DASD Adapter for 3310

DASD-A4 = 4321/4331 DASD Adapter for 3340/3344 DASD-A6 = 4361 DASD Adapter for 3340/3344

DASD-A7 = 4321/4331/4361 DASD Adapter for 3370

DDA-30 = S/370 125-0, -2 3330/3333 Direct Disk Attachment

DDA-40 = S/370 115-0, -2, 125-0, -2 3340/3344 Direct Disk Attachment

IFA = S/370 135, 135-3, 138 Integrated File Adapter

ISC = Integrated Storage Controller

ISC-SA = Integrated Storage Controller with Staging Adapter

ND = Nonpaging director

PD = Paging director, direct mode PP = Paging director, paging mode

3380-0-A = 3380 Direct Access Storage Models AA4, A04, and B04

3380-D-E = 3380 Direct Access Storage Models AD4, AE4, BD4, and BE4 = 3333 does not attach to 3830-1, nor does 3380-A04 to 3880-23

I/O COMMAND CODES (Cont'd) **DASD Channel Commands**

Channel Command	Hex Code	2305	3330 3340 3350	Page Swap 3350	3375 3380	Data Cache 3380	FBA 3310 3370	Typical Transfer Count
		1	2	3	4	5	6	
Control			150					pn.west
No Operation Seek Seek Cylinder Space Count Recalibrate (No-Op on 2305-1, -2) Restore (executed as No-Op) Seek Head Set File Mask Set Sector (3340 RPS is optional) Vary Sensing Orient (No-Op on 2305-2)	03 07 08 0F 13 17 18 1F 23 27 28	× × × × × × ×	× × × × × ×	X X X	X X X X X X	X X X X X X	X Interest And Interest Guid Interest I	None 6 6 3 None None 6 1 1 1 None
Set High Performance Storage Limits Locate Locate Record Suspend Multipath Reconnection Define Extent Set Subsystem Mode Set Paging Parameters Discard Block Set Path Group ID Search	3B 43 47 5B 63 87 8B 8F AF	(a) (a) X (a)	(e)	××	(b) (d) (b)	(a) (c) X X X	×	10 8 16 None 16 2 10 2+(5 × n)
Search Key Equal (*A9)	29 31 39 49 51 69 71	X X X X X	X X X X X	x	× × × × ×	X X X X X	Aber Aber Aber Aber Aber Aber	KL 5 4 KL 5 KL 5
Read Initial Program Load Read Data (*86) Read Key & Data (*86) Read Count Zero (*92) Read Record Zero (*94) Read Count Key & Data (*94) Read Count Key & Data (*94) Read Multiple Count Key & Data	02 06 0E 12 16 1A 1E 22 42 5E	X X X X X	X X X X X X X X X	×	× × × × × × × × ×	× × × × × × × ×	×	DL or 512 DL KL+DL 8 8+KL+DL 5 8+KL+DL 1 1 512 × n n × (8+KL+DL
the Special Count Key & Data the Data the Data the Key & Data the Key & Data the Special Count Cero the Home Address the Count Key & Data the Update Data the Update Key & Data the Count Key & Data the Count Key & Data	01 05 0D 11 15 19 1D 41 85 8D 9D	X X X X X	X X X X X X	×	X X X X X X (b) (b) (b)	X X X X X (c) (c) (c)	X	8+KL+DL DL KL+DL 8+KL+DL 5, 7, or 11 8+KL+DL 512 × n DL KL+DL 8+KL+DL
Sense Basic Sense Unconditional Reserve Read Buffered Log Sense Path Group ID Sense Subsystem Status Read Device Characteristics Sense Subsystem Counts Device Release Read and Reset Buffered Log Device Reserve (g.i) Sense ID Unique Reserve (g.i) Sense ID Unique Reserve (g.i)	24 34 54 64 74 94 A4 B4	X X (p) (p)	(q) (q) (m,p X (m,p,x X		(d,m,p) (d) (d,m,p) (d,m,p) X	(c) X X X	X (m,p) X (m,p X (m,p X	128 12 40 32 80 24 24 or 32
Diagnostic Write Home Address Diagnostic Read Home Address Diagnostic Sense # (k Diagnostic Load (k Diagnostic Write (k Diagnostic Sense/Read Diagnostic Control	53	X X X	(r) (r) (r) (s) (t)	3	X X X (t) 4	X X X X 5	X X 6	27 or 28 27 or 28 16 or 512 1 8 or 512 Variable 4+n

- Walid only for 3880-13
- Speed-matching-buffer feature Walid only for 3880-23
- Dynamic path selection (only valid on 3380-AA4, -AD4, -AE4 strings)
- Walid only for 3880-21
- Nion walld for 3330/3333 on ISC-SA or 3830-1; 3830-2, -3, DDA-40, IFA, and ISC require 3344/3350 microcode
- Not walld on DDA-30 Not welld on IFA, ISC-SA, or 3830-1; not welld on 3330/3333, 3340/3344 Executed as Basic Sense on DASD-A1,
- A4, A5, A7 if no string-switch (for inditional Reserve, see note g)

- Not valid on DDA-30, -40, DASD-A4, -A6
- String-switching feature
- Channel-switching feature
 Valid only for 3880-11 paging director and q 3880-21
- Not valid on 3880-21
- Valid only for 3880-1, -2, -11, -21 Valid only for 3330/3350 on 3880-1, -2, and for 3380 on 3880-2, -3 without 3380-speedmatching-buffer feature
- * Multitrack command codes (standard) # Also called "Read Diagnostic Status 1"

I/O COMMAND CODES (Cont'd)

Magnetic-Tape Channel Commands

Channel Command	Hex Code	3410 3411	3420-3 3420-5 3420-7	3420-4 3420-6 3420-8	3422 3430	3480	8809
No Operation	03	X	X	X	X	X	
Rewind	07	X	X	X	x	x	X
Rewind Unload	OF	X	X	X	X	X	X
Modeset-1 (200/Odd/DC)	13	(a)	(b)	(c)		(c)	_
Set Long Gap	13	-	-			-	X
Erase Gap	17	X	X	X	X	X	X
Request Track-In-Error	1B	X	X	X	(d)		
Write Tape Mark	1F	X	X	X	X	X	X
Modeset-1 (200/Even/Normal)	23	(a)	(b)	(c)		(c)	
Set Normal Gap Backspace Block	27	X	×	X	X	-	X
Modeset-1 (200/Even/TR)	2B	(a)	(b)	(c)	^	X	^
Backspace File	2F	X	X	X	X	(c) X	X
Modeset-1 (200/Odd/Normal)	33	(a)	(b)	(c)	^	(c)	^
Set High Speed/Normal Gap	33	-	-	-	15 THE	101	X
Forward Space Block	37	X	X	X	X	X	x
Modeset-1 (200/Odd/TR)	3B	(a)	(b)	(c)	SHEETING	(c)	
Forward Space File	3F	X	X	X	X	X	X
Synchronize	43				50.3	X	
Locate Block	4F					X	
Modeset-1 (556/Odd/DC)	53	(a)	(a)	(c)	-	(c)	-
Set Low Speed/Long Gap	53	-	- 11	-	E STATE OF	-	X
Suspend Multipath Reconnection	5B			The state	STATE OF STATE OF	(c)	
Modeset-1 (556/Even/Normal) Set Low Speed/Normal Gap	63	(a)	(a)	(c)		(c)	-
Modeset-1 (556/Even/TR)	63 6B	(0)	1-1		elli to asi	-	X
Modeset-1 (556/Odd/Normal)	73	(a) (a)	(a) (a)	(c) (c)	tells se	(c)	
Modeset-1 (556/Odd/TR)	7B	(a)	(a)	(c)		(c)	
Set Low Speed	83	(a)	(0)	(0)		(c)	X
Modeset-1 (800/Odd/DC)	93	(a)	(a)	(c)		(c)	^
Set High Speed/Long Gap	93	-	(4)	101		(0)	X
Data Security Erase	97	X	X	X	X	X	x
oad Display	9F				~ 66	x	^
Modeset-1 (800/Even/Normal)	A3	(a)	(a)	(c)	SEG.S.	(c)	
Modeset-1 (800/Even/TR)	AB	(a)	(a)	(c)	18-08-6	(c)	
Set Path Group ID	AF					X	
Modeset-1 (800/Odd/Normal)	B3	(a)	(a)	(c)		(c)	
Assign	B7					X	
Modeset-1 (800/Odd/TR)	BB	(a)	(a)	(c)	A transi	(c)	
Modeset-2 (1600 bpi PE)	C3	(e)	(e)	(f)	X		(c)
Set Tape-Write-Immediate	C3	-	-	-	-	X	_
Jnassign	C7 CB	(0)	1-1	1-1	610	X	
Modeset-2 (800 bpi NRZI) Modeset-2 (6250 bpi GCR)	D3	(e)	(e)	(c)		(c)	
Mode Set	DB			(f)	X	(c) X	
Control Access	► E3	Barrier St				x	
Set High Speed	L-E3		Ja Total	925	1 8 ve)	^	X
	THE REAL PROPERTY.		48 1 10	tī ingsī si	10 to 10	N PRINCE	
Vrite	01	X	X	X	X	X	X
Read	02	x	X	X	X	X	X
Read Buffer	12	^	1	_ ^	^	â l	^
Read Block ID	22				2005	x	
		V	,		Ser State		
Read Backward	OC	X	X	X	X	X	
Basic Sense	04	X	X	X	X	X	X
Read Buffered Log	24			^	^	x	^
Sense Path Group ID	34	72			HAT STATE OF	x	
Read/Reset Buffered Log	A4						X
Release	D4		(g)	(g)	(g)	-	-
ense ID	E4		20	-	X	X	X
leserve	F4		(g)	(g)	(g)		
Diagnostic Mode Set	ОВ	X	X	X	1		
Set Diagnose	4B		x	x	(d)		
	8B	A - 85 - 155	x	x	lu/	Mary Co. Co.	

- a No action occurs unless 7-track feature is installed.
 b No action occurs unless 7-track feature is installed; if present, density set is 200 bpi by 3803-2 Tape Control, 556 bpi by 3803-1.
 c Valid command, but no action occurs.
- d Invalid command for 3422
- e No action occurs unless 800 bpi density feature is installed. f No action occurs unless 1600 bpi density feature is installed.
- g Requires two-channel switch feature; invalid for 3430.

Where arrows appear, the meaning of the hex code depends on the machine type; hyphens signify that the alternative meaning is used.

Modeset-1 command (for 7-track drives): density (200, 556, 800 bpi)/parity (even, odd)/mode (Normal, DC = data converter, TR = translator). Modeset-2 command (for 9-track drives): density (800, 1600, 6250 bpi).

Sources:

3410/3411	(GA32-0022)
3420-3, -5,	-7 (GA32-0020
3420-4 -6	-8 (GA32-0021

3422 (GA32-0089) 3430 (GA32-0076) 3480 (GA32-0042) 8809 (GA26-1659)

CODE ASSIGNMENTS

Two-Character BSC Data Link Controls

Function	EBCDIC	ASCII
ACK-0	DLE,X'70'	DLE,0
ACK-1	DLE, X'61'	DLE,1
WACK	DLE, X'68'	DLE,;
RVI	DLE,X'7C'	DLE,<

Commonly Used Editing Pattern Characters

Code (hex)	Meaning	Code (hex)	Meaning
20	digit selector	5B	dollar sign
21	start of significance	5C	asterisk
22	field separator	6B	comma
40	blank	C3D9	CR (credit)
4B	period	C4C2	DB (debit)

ANSI-Defined Printer Control Characters

(A in RECFM field of DCB)

Code	Action before Printing Record
blank	Space 1 line
0	Space 2 lines
-0.7	Space 3 lines
+	Suppress space
1	Skip to line 1 on new page

Control Character Representations

0011	troi ondidetter nepresen	itation	
ACK	Acknowledge	IT	Indent Tab
BEL	Bell	IUS	Interchange Unit Separator
BS	Backspace	ITB	Intermediate Transmission Block
BYP	Bypass	LF	Line Feed
CAN	Cancel	MFA	Modify Field Attribute
CR	Carriage Return	NAK	Negative Acknowledge
CSP	Control Sequence Prefix	NBS	Numeric Backspace
CU1	Customer Use 1	NL	New Line
CU3	Customer Use 3	NUL	Null
DC1	Device Control 1	POC	Program-Operator Communication
DC2	Device Control 2	PP	Presentation Position
DC3	Device Control 3	RES	Restore
DC4	Device Control 4	RFF	Required Form Feed
DEL	Delete	RNL	Required New Line
DLE	Data Link Escape	RPT	Repeat
DS	Digit Select	SA	Set Attribute
EM	End of Medium	SBS	Subscript
ENP	Enable Presentation	SEL	Select
ENQ	Enquiry	SFE	Start Field Extended
EO	Eight Ones	SI	Shift In
EOT	End of Transmission	SM	Set Mode
ESC	Escape	SO	Shift Out
ETB	End of Transmission Block	SOH	Start of Heading
ETX	End of Text	SOS	Start of Significance
FF	Form Feed	SPS	Superscript
FS	Field Separator	STX	Start of Text
GE	Graphic Escape	SUB	Substitute
HT	Horizontal Tab	SW	Switch
IFS	Interchange File Separator	SYN	Synchronous Idle
NGS	Interchange Group Separator	TRN	Transparent
INP	Inhibit Presentation	UBS	Unit Backspace
IR	Index Return	VT	Vertical Tab
IRS	Interchange Record Separator	WUS	Word Underscore

Formatting Character Representations

NSP	Numeric Space	SP	Space
RSP	Required Space	SHY	Syllable Hyphen

CODE ASSIGNMENTS (Cont'd)

Code Tables

Dec.	Hex	Graphics and Cont BCDIC EBCDIC	rols	7-Track Tape BCDIC	Card Code EBCDIC	Binary
0	00	NUL	NUL	74 7 38 X	12-0-1-8-9	0000 0000
1	01	SOH	SOH	The Course	12-1-9	0000 0001
2 3	02	STX ETX	STX		12-2-9	0000 0010
4	04	SEL	EOT		12-4-9	0000 0111
5	05	HT	ENQ	STREET MADE	12-5-9	0000 0100
6	06	RNL	ACK		12-6-9	0000 0110
7	07	DEL	BEL	201 101 1	12-7-9	0000 0111
8	08	GE	BS	27 3 1 3	12-8-9	0000 1000
9	09 0A	SPS	HT		12-1-8-9	0000 1001
10	OB	RPT VT	LF VT	33 6 0	12-2-8-9	0000 1010
12	OC	FF	FF	W	12-4-8-9	0000 1011
13	OD	CR	CR	Blata	12-5-8-9	0000 1101
14	OE	SO	so		12-6-8-9	0000 1110
15	OF	SI	SI		12-7-8-9	0000 1111
16	10	DLE	DLE		12-11-1-8-9	0001 0000
17	11 12	DC1 DC2	DC1 DC2	Control v	11-1-9	0001 0001
19	13	DC3	DC3	The last of	11-3-9	0001 0010
20	14	RES/ENP	DC4	-	11-4-9	0001 0100
21	15	NL NL	NAK	68,710,000 mm = 10	11-5-9	0001 0101
22	16	BS	SYN		11-6-9	0001 0110
23	17	POC	ETB	223	11-7-9	0001 0111
24	18	CAN	CAN	100	11-8-9	0001 1000
25 26	19 1A	EM UBS	EM SUB	pan wan no I	11-1-8-9	0001 1001
27	1B	CU1	ESC	Aut or in	11-3-8-9	0001 1010
28	1C	IFS	FS		11-4-8-9	0001 1100
29	1D	IGS	GS	SC 1 161 1 1	11-5-8-9	0001 1101
30	1E	IRS	RS	initiosetqo	11-6-8-9	0001 1110
31	1F	ITB/IUS	US		11-7-8-9	0001 1111
32	20	DS	SP	439	11-0-1-8-9	0010 0000
33	21 22	SOS FS	! 8	Para la	0-1-9	0010 0001
35	23	wus	#		0-3-9	0010 0010
36	24	BYP/INP	\$		0-4-9	0010 0100
37	25	Consider LES Consider	%	\$0.5 July	0-5-9	0010 0101
38	26	ETB	&		0-6-9	0010 0110
39	27	ESC			0-7-9	0010 0111
40	28	SA	1	421	0-8-9	0010 1000
41	29 2A	SFE SM/SW		42 L	0-1-8-9	0010 1001
43	2B	CSP	+	801 x 1 1	0-3-8-9	0010 1011
44	2C	MFA	,	[4] X L I	0-4-8-9	0010 1100
45	2D	ENQ	- 4		0-5-8-9	0010 1101
46	2E	ACK	. 38		0-6-8-9	0010 1110
47	2F	BEL	1		0-7-8-9	0010 1111
48	30 31		0		12-11-0-1-8-9	0011 0000
50	32	SYN	2		2-9	0011 0001
51	33	IR III	3		3-9	0011 0011
52	34	PP	4	ES NOON	4-9	0011 0100
53	35	TRN	5		5-9	0011 0101
54	36	NBS	6	ELYPTIC TO THE PROPERTY OF	6-9	0011 0110
55	37	EOT	7		7-9	0011 0111
56 57	38	SBS	8		8-9 1-8-9	0011 1000
58	39 3A	IT RFF	:	Buth temporale	2-8-9	0011 1001
59	3B	CU3		Anno Mile 49	3-8-9	0011 1011
60	3C	DC4	<	V.	4-8-9	0011 1100
61	3D	NAK	= 24	101 Hard	5-8-9	0011 1101
62	3E	0110	>	in december (52)	6-8-9	0011 1110
63	3F	SUB	?		7-8-9	0011 1111

CODE ASSIGNMENTS (Cont'd)

Code Tables (Cont'd)

Dec.	Hex	Gra BCDIC	phics ar	nd Cor DIC(1)	ntrols ASCII	7-Track Tape BCDIC(2)	Card Code EBCDIC	Binary
64	40	SP	SP	SP	@	(3)	no punches	0100 0000
65	41 42		RSP		A B		12-0-1-9	0100 0001
67	43				C		12-0-3-9	0100 0010
68	44				D	1	12-0-4-9	0100 0100
69	45				E		12-0-5-9	0100 0101
70	46				F	10 2 2 2 1	12-0-6-9	0100 0110
71	47				G	DAULE TO TH	12-0-7-9	0100 0111
72	48				Н		12-0-8-9	0100 1000
73 74	49 4A		¢	¢	1		12-1-8	0100 1001
75	4B		115.0		K	BA8 21	12-3-8	0100 1010
76	4C	H)	<	<	L	BA84	12-4-8	0100 1100
77	4D	1	(1	M	BA84 1	12-5-8	0100 1101
78	4E	<	+	+	N	BA842	12-6-8	0100 1110
79	4F		1	1	0	BA8421	12-7-8	0100 1111
80	50 51	& +	&	&	PQ	ВА	12 12-11-1-9	0101 0000
82	52				R		12-11-2-9	0101 0010
83	53				S	e de Europi	12-11-3-9	0101 0011
84	54				Т		12-11-4-9	0101 0100
85	55				U		12-11-5-9	0101 0101
86 87	56 57				V W		12-11-6-9	0101 0110
88	58				X		12-11-7-9	0101 1000
89	59				Ŷ		11-1-8	0101 1000
90	5A		!	!	Z		11-2-8	0101 1010
91	5B	\$	\$	\$	1	B 8.21	11-3-8	0101 1011
92	5C	*	*	*	1	B 84	11-4-8	0101 1100
93	5D	1))	1	B 84 1	11-5-8	0101 1101
94	5E 5F	Δ	3-113	1	^	B 842 B 8421	11-6-8	0101 1110
96	60	_			-	B 0421	11	0110 0000
97	61	1	1	1	а	A 1	0-1	0110 0001
98	62				b		11-0-2-9	0110 0010
99	63	1			С	A LOSS	11-0-3-9	0110 0011
100	64				d		11-0-4-9	0110 0100
101	65				e f		11-0-5-9	0110 0101
103	67				g		11-0-7-9	0110 0111
104	68				h		11-0-8-9	0110 1000
105	69				i		0-1-8	0110 1001
106	6A				j		12-11	0110 1010
107	6B	,		,	k	A 8 2 1	0-3-8	0110 1011
108	6C 6D	%(%	%	l m	A 8 4 A 8 4 1	0-4-8 0-5-8	0110 1100
110	6E	Y	>	>	n	A 8 4 2	0-6-8	0110 1110
111	6F	#	?	?	0	A 8 4 2 1	0-7-8	0110 1111
112	70	-			р		12-11-0	0111 0000
113	71				q		12-11-0-1-9	0111 0001
114	72 73				r		12-11-0-2-9	0111 0010
116	74	1			s t	*********	12-11-0-3-9	0111 0011
117	75				u		12-11-0-4-9	0111 0100
118	76				v		12-11-0-6-9	0111 0110
119	77	1			w	1 3264 995	12-11-0-7-9	0111 0111
120	78	1			×		12-11-0-8-9	0111 1000
121	79	*	0.113		У	A stort all	1-8	0111 1001
122	7A 7B	f #=	#	#	z {	A 8 2 1	2-8 3-8	0111 1010
124	7C	@'	@	@	1	8 4	4-8	0111 1100
125	7D	: 8-8		-	}	8 4 1	5-8	0111 1101
		2 8-6	_	=		842	6-8	0111 1110
126 127	7E 7F	>	1500	.,	DEL	8 4 2 1	7-8	0111 1111

CODE ASSIGNMENTS (Cont'd)

Code Tables (Cont'd)

129	Dec.	Hex	Graphics and Controls BCDIC EBCDIC(1) ASCII	7-Track Tape BCDIC	Card Code EBCDIC	Binary
130 82	128	80			12-0-1-8	1000 0000
131 83	129					
132 84						
133 85	-					
134 86		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1				
135 87				100 34 043		
136				0		
137 89	-					
138 8A	111 20 20	1 15 15 15 15 15				
139 88			H AFFI L			
141 8D	139		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	6 1 ×		
141 8D	-			V		
142 8E	141			8 9		
144 90	142					
145 91	143	8F	+		12-0-7-8	1000 1111
146 92	144	90	The same of the same of		12-11-1-8	1001 0000
147 93	145	91			12-11-1	1001 0001
148 94	146					
149 95	147	93	Table II were		12-11-3	1001 0011
150 96	148	94	m m		12-11-4	1001 0100
151 97	149		n n			
152 98						
153 99	-	97	рр			
154 9A 9B }	152		q q			
155 9B			rr	2		
156 9C			201, 15,3	al		
157 9D	-					
158 9E						
159 9F			See Note	8 A	THE RESERVE OF THE PARTY OF THE	
160 A0				8		
161	_					
162 A2 s s s 111-0-2 1010 0011 163 A3 t t t 111-0-3 1010 001 164 A4 u u u 111-0-4 1010 010 165 A5 v v v 111-0-5 1010 010 166 A6 w w 111-0-6 1010 011 167 A7 x x 111-0-7 1010 011 168 A8 y y y 111-0-8 1010 100 170 AA 11-0-9 1010 100 171-0-9 1010 100 171-0-9 1010 100 171-0-9 1010 100 171-0-9 1010 100 171-0-9 1010 100 171-0-9 1010 101 171-1 AB L 111-0-3-8 1010 101 171-1 AB L 111-0-6-8 1010 101 171-1 AF ≥ 1010 101 172 AC				1 展		
163 A3 t t t 111-0-3 1010 001 164 A4 U U U 111-0-4 1010 010 165 A5 V V 111-0-5 1010 010 166 A6 W W 111-0-6 1010 011 167 A7 X X 111-0-7 1010 011 168 A8 Y Y 111-0-8 1010 100 170 AA 111-0-2-8 1010 100 171 AB L 111-0-3-8 1010 101 172 AC			s s	(4)		
185 A5	163	A3	t t	2	11-0-3	1010 0011
185 A5	164	A4	и и		11-0-4	1010 0100
166 A6	165					
168	166	A6			11-0-6	1010 0110
169	167	A7	x x		11-0-7	1010 0111
170 AA AB L 11-0-2-8 1010 101 1717 AB L 11-0-3-8 1010 101 1717 AD 11-0-4-8 1010 110 11-0-5-8 1010 110 11-0-5-8 1010 110 11-0-5-8 1010 110 11-0-5-8 1010 110 11-0-5-8 1010 110 11-0-5-8 1010 110 11-0-5-8 1010 110 11-0-5-8 1010 110 11-0-5-8 1010 110 11-0-5-8 1010 110 11-0-5-8 1010 110 11-0-5-8 1010 110 11-0-5-8 1010 110 11-0-5-8 1010 110 11-0-5-8 1010 110 11-0-5-8 1010 110 11-0-5-8 1010 110 11-0-5-8 1010 101 11-0-5-8 1010 101 11-0-5-8 1010 101 11-0-5-8 1010 110 11-0-5-8 1010 101 11-0-5-8 1010 101 100 11 1	168	A8	уу		11-0-8	1010 1000
171 AB	169	A9	Z Z			1010 1001
172 AC	170		[1] · · · · · · · · · · · · · · · · · · ·			
173 AD	_					
174	172			A STATE OF		
175						
176 B0						
176 180	_					
1778 B2 2 See Note 12-11-0-2 1011 0011 179 B3 3 See Note 12-11-0-3 1011 0011 180 B4 4 See Note 12-11-0-4 1011 0101 181 B5 5 See Note 12-11-0-6 1011 0101 182 B6 6 See Note 12-11-0-6 1011 0101 183 B7 7 See Note 12-11-0-6 1011 011 184 B8 8 See Note 12-11-0-8 1011 1001 185 B9 9 See Note 12-11-0-8 1011 1001 186 BA 12-11-0-3-8 1011 101 187 B8			See Note	6		
179 B3 3 See Note 12-11-0-3 1011 001 180 B4 4 See Note 12-11-0-4 1011 010 181 B5 5 See Note 12-11-0-5 1011 010 182 B6 6 See Note 12-11-0-5 1011 010 183 B7 7 See Note 12-11-0-7 1011 011 184 B8 8 See Note 12-11-0-8 1011 100 185 B9 9 See Note 12-11-0-9 1011 100 186 BA 12-11-0-3-8 1011 101 187 B8						THE RESERVE ASSESSMENT OF THE PERSON OF THE
180 B4						
181 B5 5 See Note 12-11-0-5 1011 010 182 B6 6 See Note 12-11-0-6 1011 011 183 B7 7 See Note 12-11-0-7 1011 011 184 B8 8 See Note 12-11-0-9 1011 100 185 B9 See Note 12-11-0-9 1011 100 186 BA 12-11-0-2-8 1011 101 187 BB 12-11-0-3-8 1011 101 188 BC 7 12-11-0-4-8 1011 110 189 BD I 12-11-0-5-8 1011 110 189 BD I 12-11-0-6-8 1011 111 190 BE ≠ 12-11-0-6-8 1011 111	-					
182 B6		A 100 May 19 May		400		
183 B7 7 See Note 12-11-0-7 1011 011 184 B8 B9 8 See Note 12-11-0-8 1011 100 185 B9 9 See Note 12-11-0-9 1011 100 186 BA 12-11-0-2-8 1011 101 187 BB				- X		
184 B8 8 See Note 9 See Note 12-11-0-8 1011 100 185 B9 1011 100 12-11-0-2-8 1011 101 101 187 BB 12-11-0-3-8 1011 101 101 187 BB 12-11-0-3-8 1011 101 101 189 BD	183			35		
185 B9 See Note 12-11-0-9 1011 100 186 BA 12-11-0-2-8 1011 101 101 101 101 101 101 101 101 1	-					
186 BA BB 12-11-0-2-8 1011 101 187 BB 12-11-0-3-8 1011 101 188 BC 12-11-0-4-8 1011 110 189 BD 1 12-11-0-5-8 1011 110 190 BE # 12-11-0-6-8 1011 111				Y		
187 BB	186		400 2 2 2 2 2			
188 BC	187					1011 1011
189 BD] 12-11-0-5-8 1011 110 190 BE # 12-11-0-6-8 1011 111	188		T TOTAL T		12-11-0-4-8	1011 1100
190 BE # 12-11-0-6-8 1011 111	189	100000000000000000000000000000000000000				
191 BF	190			lau.	12-11-0-6-8	1011 1110
	191	BF			12-11-0-7-8	1011 1111

Note: This character is an EBCDIC superscript character.

CODE ASSIGNMENTS (Cont'd)

Code Tables (Cont'd)

Dec.	Hex	Gra BCDIO		nd Con	trols ASCII	7-Track Tape BCDIC(2)	Card Code EBCDIC	Binary
192	CO	?	{			BA8 2	12-0	1100 0000
193	C1	A	A	A		B A 1	12-1	1100 0001
194 195	C2 C3	B	B	B		BA 2	12-2	1100 0010
		_				BA 21	12-3	1100 0011
196 197	C4 C5	D	D E	D E		BA 4 BA 4 1	12-4	1100 0100
198	C6	F	F	F		BA 4 1 BA 42	12-5	1100 0101
199	C7	G	G	G	TF	BA 421	12-7	1100 0111
200	C8	Н	Н	Н		BA8	12-8	1100 1000
201	C9	1				BA8 1	12-9	1100 1000
202	CA		SHY		I di		12-0-2-8-9	1100 1010
203	СВ						12-0-3-8-9	1100 1011
204	CC	1			of the		12-0-4-8-9	1100 1100
205	CD						12-0-5-8-9	1100 1101
206	CE						12-0-6-8-9	1100 1110
207	CF	2121	5151	21 21	SINI	112121212	12-0-7-8-9	1100 1111
208	DO	1 10	}			B 8 2	11-0	1101 0000
209	D1 D2	J	J K	J K		B 1 B 2	11-1	1101 0001
211	D3	Ĺ	- L	Ĺ	a al	B 21	11-3	1101 0010
212	D4	M	M	M	3 1	B 4	11-4	1101 0100
213	D5	N	N	N		B 4 1	11-5	1101 0100
214	D6	0	0	0	5(Fi	B 42	11-6	1101 0110
215	D7	P	P	P		B 421	11-7	1101 0111
216	D8	Q	Q	Q		B 8	11-8	1101 1000
217	D9	R	R	R		B 8 1	11-9	1101 1001
218	DA						12-11-2-8-9	1101 1010
219	DB	and and					12-11-3-8-9	1101 1011
220	DC	3 2			9.0		12-11-4-8-9	1101 1100
221	DD				of bil		12-11-5-8-9	1101 1101
222	DE						12-11-6-8-9	1101 1110
223	DF						12-11-7-8-9	1101 1111
224	EO E1	+	NSP		0101	A 8 2	0-2-8	1110 0000
226	E2	S	S	S	-141	A 2	11-0-1-9	1110 0001
227	E3	T	T	T	21 24	A 21	0-3	1110 0011
228	E4	U	U	U		A 4	0-4	1110 0100
229	E5	V	V	V	2012	A 4 1	0-5	1110 0101
230	E6	W	W	W		A 42	0-6	1110 0110
231	E7	X	X	X	etak	A 421	0-7	1110 0111
232	E8	Y	Y	Y		A 8	0-8	1110 1000
233	E9	Z	Z	Z	-101	A.8 1	0-9	1110 1001
234	EA						11-0-2-8-9	1110 1010
235	EB	0101	-1101	let mi	-0 k 0 k 1	31 - 141 + 15	11-0-3-8-9	1110 1011
236	EC				Etet		11-0-4-8-9	1110 1100
237	ED EE						11-0-5-8-9	1110 1101
239	EF				-		11-0-6-8-9	1110 1110
240	FO	0	0	0	-	8 2	0	1111 0000
240	F1	1	1	1		0 2	1	1111 0000
242	F2	2	2	2	SIBI	2 2 2	2	1111 0010
243	F3	3	3	3	9131	2 1	3	1111 0011
244	F4	4	4	4	\$1 H	4	4	1111 0100
245	F5	5	5	5	SIGH	4 1	5	1111 0101
246	F6	6	6	6		4 2	6	1111 0110
247	F7	7	7	7		421	7	1111 0111
248	F8	8	8	8	e al	8	8	1111 1000
249	F9	9	9	9		8 1	9	1111 1001
250	FA				w m		12-11-0-2-8-9	1111 1010
251	FB	2 0	214	2191	9 21	0 0 0 0	12-11-0-3-8-9	1111 1011
252	FC FD				elal		12-11-0-4-8-9	1111 1100
	TU I				DIF	51m1-1517	12-11-0-5-8-9	1111 1101
253 254	FE						12-11-0-6-8-9	1111 1110

Two columns of EBCDIC graphics are shown. The first gives IBM standard U.S. bit pattern assignments. The second shows the T-11 and TN text printing chains if 20 graphics.

^{2.} Add C litheck bit! for odd or even parity as needed, except as noted.

^{3.} For even parity, use CA.

HEXADECIMAL AND DECIMAL CONVERSION

From hex: locate each hex digit in its corresponding column position and note the decimal equivalents. Add these to obtain the decimal value.

From decimal: (1) locate the largest decimal value in the table that will fit into the decimal number to be converted, and (2) note its hex equivalent and hex column position. (3) Find the decimal remainder. Repeat the process on this and subsequent remainders.

Note: Decimal, hexadecimal, and binary equivalents of all numbers from 0 to 255 are listed in the code tables.

			4567	Decimal	0	00018	2	3	4	5	9	7	8	6	10	11	12	13	14	15	1
		TE		Hex	0	-	2	3	4	5	9	7	8	6	A	8	S	0	В	ш	1
		BYTE	0123	Decimal	0	16	32	48	64	80	96	112	128	144	160	176	192	208	224	240	c
	HALFWORD	01		Нех	0	-	2	3	4	5	9	7	80	6	4	8	U	0	В	ш	1
	HALF		4567	Decimal	0	256	512	768	1,024	1,280	1,536	1,792	2,048	2,304	2,560	2,816	3,072	3,328	3,584	3,840	
		TE		Нех	0	100	2	3	4	5	9	7	8	6	4	8	o	0	В	ш	1
		BYTE	0123	Decimal	0	4,096	8,192	12,288	16,384	20,480	24,576	28,672	32,768	36,864	40,960	45,056	49,152	53,248	57,344	61,440	,
				Нех	0	-	2	3	4	2	9	7	8	6	A	. 8	O	0	E	ш	
WORD			4567	Decimal	0	65,536	131,072	196,608	262,144	327,680	393,216	458,752	524,288	589,824	655,360	720,896	786,432	851,968	917,504	983,040	-
5				Нех	0	-	.2	3	4	2	9	7	8	6	A	8	U	a	В	ш	2000
		BYTE	0123	Decimal	0	1,048,576	2,097,152	3,145,728	4,194,304	5,242,880	6,291,456	7,340,032	8,388,608	9,437,184	10,485,760	11,534,336	12,582,912	13,631,488	14,680,064	15,728,640	9
	0			Нех	0	1	2	3	4	2	9	7	8	6	4	8	၁	0	В	ш	
	HALFWORD	And the second second	4567	Decimal	0	16,777,216	33,554,432	50,331,648	67,108,864	83,886,080	100,663,296	117,440,512	134,217,728	150,994,944	167,772,160	184,549,376	201,326,592	218,103,808	234,881,024	251,658,240	7
		Ē		Нех	0	1	2	3	4	2	9	7	8	6	A	8	C	O	E	ч	
		BYTE	0123	Decimal	0	268,435,456	536,870,912	805,306,368	1,073,741,824	1,342,177,280	1,610,612,736	1,879,048,192	2,147,483,648	2,415,919,104	2,684,354,560	2,952,790,016	3,221,225,472	3,489,660,928	3,758,096,384	4,026,531,840	8
		100	BITS:	Нех	0	-	2	3	4	2	9	7	8	6	A	8	0	0	E	F	100

HEXADECIMAL AND DECIMAL CONVERSION (Cont'd)

Powers of 2 and 16

	m	n	2 ^m and 16 ⁿ
	0	0	1
	1		2
	2		4
	3		8
	4	1	16
	5		32
1	6		64
١	7		128
	8	2	256
	9		512
	10		1 024
ı	11		2 048
	12	3	4 096
	13		8 192
	14		16 384
ı	15		32 768
	16	4	65 536
	17		131 072
	18		262 144
ı	19		524 288
	20	5	1 048 576
	21		2 097 152
	22		4 194 304
ŀ	23		8 388 608
	24	6	16 777 216
ı	25		33 554 432
ı	26		67 108 864
ŀ	27		134 217 728
ı	28	7	268 435 456
ı	29		536 870 912
ı	30		1 073 741 824
1	31		2 147 483 648

m n 2 ^m and 16 ⁿ 32 8 4 294 967 29 33 8 589 934 59 34 17 179 869 18	_
8 589 934 59	_
	6
34 17 179 869 18	2
	4
35 34 359 738 36	8
36 9 68 719 476 73	6
37 137 438 953 47	2
38 274 877 906 94	4
39 549 755 813 88	В
40 10 1 099 511 627 77	6
2 199 023 255 55	2
42 4 398 046 511 10	4
8 796 093 022 20	3
44 11 17 592 186 044 41	3
45 35 184 372 088 83	2
46 70 368 744 177 66	1
47 140 737 488 355 32	3
48 12 281 474 976 710 65	3
49 562 949 953 421 31	2
1 125 899 906 842 62	
51 2 251 799 813 685 24	3
52 13 4 503 599 627 370 49	3
9 007 199 254 740 99	2
18 014 398 509 481 98	
55 36 028 797 018 963 96	
56 14 72 057 594 037 927 93	
57 144 115 188 075 855 873	
58 288 230 376 151 711 74	- 1
59 576 460 752 303 423 488	
60 15 1 152 921 504 606 846 976	
61 2 305 843 009 213 693 952	1
62 4 611 686 018 427 387 904	1
63 9 223 372 036 854 775 808	

Symbol	Value
K (kilo) M (mega) G (giga)	$1,024 = 2^{10}$ $1,048,576 = 2^{20}$ $1,073,741,824 = 2^{30}$

GX20-1850-6

IBM

GX20-1850-06

